the maximum is +32767. If more precision is required, the program will have to handle longer strings of eight bits in a multiple-precision scheme.

Let's see how the assembler handles representation of signed numbers. The program that follows shows a data table of various types of signed numbers, eight bits (DEFB) and 16 bits (DEFW). Note how the assembler automatically computes the proper two's complement form. Might we even suggest the odious task of looking at the arguments, converting a few numbers yourself, and then checking them against the assembled value? Like chicken soup, it won't hurt!

	66100 ; Tr	BLE OF CONST	HMTS
	96110 ;		
460	96 120	ORG	4 906H
4900 00	991 36	DEFB	8
4991 91	<i>9</i> 9149	DEFB	1
4992 FF	84159	DEFB	ØFFH
柳阳	00160	DEFB	ØFEH
栅不	8 0 170	DEFB	127
495 6666	9 0 180	DEFN	Ø
4967 FFFF	00190	DEFN	→ <u>†</u>
499 0100	<u>99299</u>	DEFN	1
488B FF7F	<u> 19021</u> 0	DEFN	+32767
490) 0080	99 229	DEFN	-32768
	00230	END	
###### TOTAL	ERRURS		

Note that the 16-bit values are in standard Z-80 representation, reversed so that the most significant byte is last and the least significant byte is first.

Adding and Subtracting 8-Bit Numbers

There are several actions that occur when two 8-bit signed numbers are added in the Z-80. First, the instruction adds the two operands and puts the result in the A register (initially, as you will recall, one of the operands was in A). In the course of adding the numbers, the carry flag, half carry flag, overflow flag, zero flag, and sign flag are all affected according to the results of the add.

The zero flag is set if the result is zero. The two instructions

would result in an A register result of zero and the zero flag set to a one. The carry flag is set if there is a carry out of bit position 7 after the add, and the half carry is set if there is a carry out of bit position 3. These carries are equivalent to decimal carries during an addition of two decimal numbers. The carry out of bit position 3 is the "half-carry" and is used for decimal addition of binary-coded-decimal operands discussed later on in this chapter. The "carry" out of the high-order bit position occurs whenever a carry is generated for the add, as in the add of 23 and -23.

carry
$$00010111$$
 23 -23 (try the two's complement) 00000000 0 (zero result)

The carry flag can be used for adds of multiple bytes, for adds of bcd operands, or for certain types of compares.

The sign flag is really the duplication of the sign bit in the result after the add. If the result of the add is positive, the sign flag is reset (0), while if the result is negative, the sign flag is set (1). The sign flag can then be used for conditional jumps such as jump if result positive (JP P,aaaa) or jump if result negative (JP M,aaaa).

The overflow flag is used during adds and subtracts to detect *overflow* conditions. Overflow occurs when the result of the add is too large to fit into an 8-bit signed representation. Suppose that we are adding +127 and +50. We know that the maximum positive number that can fit in 8 bits is +127. What would the result be if we actually performed the add?

$$\frac{01111111}{00110010} \quad \frac{(+127)}{(+50)} \\
\hline
10110001} \quad \frac{(-79)}{(-79)} \quad \text{result} = \text{wrong!}$$

As the reader can see from the example, the result of -79 is incorrect. If we had no way to detect the overflow, we might go merrily on our way printing a paycheck for an employee of \$1,045,067.66, or an equally catastrophic action. Fortunately, the Z-80 does set overflow when the result is greater than +127 or less than -128.

When a subtract instead of an add is used, all of the above actions apply. The Z-80 performs the subtract just as you

would on paper, and then sets the flags according to the results of the subtract. There are really no fundamental differences between an add and subtract, as the reader can see if he considers adding +23 and -15 and then compares it to subtracting +15 from +23.

To illustrate the settings of the flag bits after an add or subtract, let's use T-BUG to execute some examples of arithmetic operations. Load T-BUG and key in the following program. Run the following examples by using T-BUG to change the operands in 4B00H and 4B01H, breakpoint at location 4A14H and then use the M command to look at the flags and results in locations 4B02H through 4B05H as shown in Table 7-1. In addition to the examples below the reader is urged to try his own values. The flags will have to be "decoded" from an 8-bit value to determine the state of the flags (it is some work, but you'll be a better programmer for it). The bit positions of the flag register are shown in Figure 7-5, and in Table 7-1.

	00100 ; PROGRA	M TO ILL	USTRATE ARITHÆ	TIC
	00110 <i>;</i>			
4900	99120	ORG	4 800 H	
4966 3A614B	601 30	LD	A, (4B01H)	GET SOURCE
4903 47	00140	∐D,	B, A	FOR OPERATION
4984 3A884B	991 50	∐)	A. (4890H)	GET DESTINATION
4997 89	991 60	ADO	A, B	; ADO
498 F5	99170	PUSH	Æ	; transfer flags
4769 E1	<i>0</i> 0189	POP	HL	; GET RESULT FLAGS
490A 2202/4B	00 190	LD	(4 892 H), HL	; STORE
4900 99	96299	SUB	8	; restore
4RE 90	90210	SUB	В	; SUBTRACT
496F F5	96229	PUSH	Æ	; Transfer Flags
4A10 E1	99239	POP	H	;GET RESULT, FLAGS
4911 22044B	99249	LD	(46 0 4H), HL	; STORE
4914 C3144A	99245 LOOP	JP	LOOP	;LOOP HERE FOR BP
2000	98258	END)		
200000 TOTAL ERRORS				
LOOP 49114				




Fig. 7-5. Flag register bit positions.

Table 7-1. Examples of Add and Subtract Flag Bit

	Test Cases					
Location	Contents	1	2	3	4	
4B00H	Dest Op	+33(21H)	— 5(FBH)	- 30(E2H)	120(78H)	
4B01H	Source Op	+64(40H)	- 30(E2H)	— 5(FBH)	100(64H)	
4B02H	Add Flags	00100000	10001001	10001001	10001100	
4B03H	Add Result	+97(61H)	-35(DDH)	-35(DDH)	- 24(DCH)	
4B04H	Sub Flags	10100011	00001010	10110011	00000010	
4B05H	Sub Result	-31(E1H)	+25(19H)	- 25(E7H)	+20(14H)	
FLAGS S Z - H - P/V N C 7 6 5 4 3 2 1 0						

Adding and Subtracting 16-Bit Numbers

The Z-80 allows two 16-bit operands to be added, as we found in a previous chapter. One of the operands must be in the HL, IX, or IY registers, analogous to the A register in 16-bit arithmetic; the second operand must be in one of the other register pairs. When an add or subtract is performed 16 bits at a time, the flags are affected in various ways, depending upon which of the 16-bit arithmetic instructions is being used. When an add is done to the IX register, for example, the zero and sign flags are not affected, but when an "ADC" is done with the HL register, the sign and zero flags are affected. When in doubt about flag action, consult the

individual flag action listed under the instruction in question in the Editor/Assembler manual.

The advantage of the 16-bit adds, of course, is that much larger numbers can be handled, at the expense of addressing versatility. Since the HL, IX, and IY registers are generally used as memory printer registers, the 16-bit adds and subtracts using these registers can be used to advantage to calculate memory addresses. As an example of this memory address computation capability, let's use the following program. This program uses 16-bit adds and subtracts to calculate memory addresses for movement of a dot across the video screen.

	99199 ; ROUTIN	e to mov	E A DOT	
	6611 0 ;			
460	00120	026	47001	START
4990 21203C	99130	LD	HL, 30000H+32	START POSITION
4493 114000	00150	LD	DE: 64	; INCREMENT
4966 TH	90160	ΠD	A. 15	; NUMBER OF LINES
4908 010 00 0	99170	LD	BC. 0	; DELAY COUNT
444B 368F	00180 LOOP1	LD	(HL), ODF H	;ALL ON
4900 05	00200 LOOP2	DEC	8	; DELAY CNT-1
499E 20FD	00 218	JR	NZ. L00P2	; GO IF NOT DONE
4910 00	90220	DEC	C	; DELAY COUNT
4A11 20FA	86238	JR	NZ LOOP2	; GO IF NOT DONE
4913 3689	90240	LD	(HL), 80H	; ALL OFF
4915 19	00 250	an	HL, DE	; NEXT ROW
4A16 3D	00 260	DEC	A	;#LINES-1
4917 20F2	00 270	JR	NZ.LOOP1	; CONTINUE
4919 18FE	00280 LOOP3	JR	L00P3	;LOOP HERE
1000	96239	END		
000000 TOTAL E	RAR5			
LOOP3 4919				
LOOP2 4H60				
LOOP1 4968				

The program starts by loading HL with the first position of the dot, the screen memory plus one-half line. DE is loaded with 64, representing the number that must be added to move

the dot to the middle of the next line. A is loaded with 15, the number of lines that the dot will move. BC is loaded with a delay count of 0, representing a delay of 65536 counts when BC is decremented in the loop. The action of the loop from LOOP1 through 4A17H is this: The dot is initially set on by outputting the graphic character 0BFH. This character sets every one of the six pixels in the character position. Now the program delays about ½ second by means of a 4 instruction delay loop. BC has zero at the end of the loop. After the delay the pixels are turned off by outputting the graphics character 80H. Then the next address is computed by adding the 64 in DE to HL, the address pointer. The contents of A are decremented by one. If 15 lines have not been reached, the program loops back to LOOP1.

There are several interesting things in the above program. Because the assembly-language code is extremely fast, we had to delay each time a dot (actually six dots) was moved to a new position. The delay count in BC was initialized to 0, and decremented by decrementing B back to 0 again (256 loops) as an *inner loop* and by decrementing C from 0 back to 0 as an *outer loop*. The reader should realize that at 4A13H, the count in BC is 0, in preparation for the next delay loop. Another point is that there is no way to decrement BC and test for zero, as the flags are not affected by a DEC BC. Hence two decrements are used, each one checking one of the two registers for zero—a DEC B or DEC C does set the flags after the decrement.

To illustrate the 16-bit subtract, we'll rewrite the program above to make a single pixel move from the bottom of the screen to the top of the screen. This program will be identical to the one above except that the starting position will be 3C00H+992, the 32nd character position in line 16, the increment in DE will be -64, and the graphics codes will specify all on or all off for a single pixel (we'll be looking at the graphics codes in more detail in a later chapter).

		90100 ; ROUTIN	e to movi	e a dot (backwar	()5)
		99110 ;			
4900		00120	ÚRG	4900H	; START
4600	21F83F	66130	LD	HL, 3000H+992	START POSITION
493	11499	89149	LD	DE 64	; INCREMENT
496	IH-	M150	LD	A. 15	; NUMBER OF LINES

498 ALGORA	80168	LD	BC 0	; Delay count
4 968 3681	88170 LOOP1	LD	(HL), 81H	; ONE PIXEL ON
490 0 65	99186 LOOP2	DEC	B	DELAY COUNT - 1
#疑 2年)	00190	JR	NZ, LOOP2	; 60 IF NOT DONE
4A10 00	00 200	DEC	C	; DELAY COUNT
#M1 28FA	9 821 0	JR	NZ, LOOP2	GO IF NOT DONE
4913 3686	9 0 229	LD	(HL), 80H	;ALL OFF
4915 B7	88230	Œ	A	; RESET CARRY
4816 ED52	8 9 249	SEC	HL.DE	; NEXT ROW
4918 IV	8025 0	DEC	A	;#LINES-1
4919 28F8	99 269	JR	NZ, LOOP1	; CONTINUE
HILD 1SFE	00270 LOOP3	JR	L00P3	;LOOP HERE
200 0	96289	END		
89000 TOTAL E	RRORS			
LOOP3 4ALB				
LOOP2 4990				
L00P1 4A0B				

The subtract was performed by the SBC instruction which subtracted the increment value of 64 from the current video memory position in HL. Note that before the subtract, an or A was done. The only reason for performing the or A was to reset the carry flag. The two questions that may immediately come to the readers mind are why use an or A to reset the carry, and why reset the carry? The or A is used because it is a short (one byte) and fast instruction. We could have reset the carry flag by an SCF followed by a CCF (set carry, complement carry), but the or A does not affect the contents of the A register (try oring any value with itself) and it is efficient.

Why do we want to reset the carry before the SBC? Well the SBC is actually a Subtract with Carry type instruction that not only subtracts a second operand from the contents of HL, but also subtracts the current state of the carry. That means that one more count might be subtracted from HL if the carry is set before the subtract. Since the carry is set and reset with many instructions, we have no way of knowing whether the carry will be set or reset before the SBC, and therefore must clear the carry to avoid subtracting a possible one from the result.

A Precision Instrument

The reason that the carry enters into some adds and subtracts on the TRS-80 is that the Z-80, like other microprocessors, is able to handle multiple-precision adds and subtracts. Remember that the maximum value that can be held in 8 bits is 255 and that the maximum value that can be held in 16 bits is 65535. What happens if we want more precision and want to hold larger numbers for adds and subtracts? How could we add 32-bit (four byte) numbers, for example, allowing us to work with values up to 4 billion or so (2^{32}) ?

Larger numbers are held in multiple-precision representation, which is simply a method for representing the numbers in as many bytes as required. If we know, for example, that a billion or so is the largest number we'll be working with, we can conveniently work with four-byte numbers in the Z-80. Suppose that we wanted to add two four-byte operands of +344,050 and +500,000, as shown in Figure 7-6. The numbers




Fig. 7-6. Multiple-precision adds by manual methods.

are signed 32-bit operands, with the most significant bit representing the sign of plus (0) or minus (1) just as in the case of 8- or 16-bit operands. To add them with pencil and paper, we simply add the ones and zeros, and any carry from the lower bit positions as shown in the figure.

To add the numbers in the Z-80, we have a bit of a problem (32 bits of a problem, to be precise). We can add up to 16-bit operands, but how can we add 32 bits at a time? The answer is that the adds must be either four 8-bit adds or two 16-bit adds. Each of the adds must add in any carry from the last byte or two bytes, just as we do on pencil and paper operations. The following program adds two four-byte operands, representing the above values. The operands are in memory locations 4B00H-4B03H and 4B10H-4B13H and the result is stored in location 4B00H-4B03H. Key in the program using

T-BUG (or assemble and load), execute at 4A00H after break-pointing, and then check the result at 4B00H-4B03H. It should correspond with the result shown in Figure 7-7.

20H 20A	:FNP	RVTE	MM	ROUTINE	
1211523	7 F 18 S	PHE	12.1	1144 1 1 1 1 E	

	倒10;			
480	M129	ORG	4 920 4	
HO WYGH	ONLY START	LD	IX. 4000H	; DESTINATION
4994 FD21184E	2014 9	LD	IY, 4818H	; SOURCE
4968 DOTERS	20159	LD	A. (IX+3)	;GET BYTE 0
4966 FD86973	MA	AN)	A (IY+3)	AND SOURCE
#RE 107783	00 170	LD	(IX+3), A	;STORE RESULT
4911 DD7E92	@ 139	Ш	A. (IX+2)	GET BYTE 1
4814 FD&E91	1919	AXC	A (IY+1)	; ADO SOURCE
4917 007782	(2011)	LD	(IX+2), A	;STORE RESULT
491A DD7E01	00 210	LD	A. (1X+1)	GET BYTE 2
AND FINERS	96 228	ADC	A (IY+2)	; ADD SOURCE
4920 00770 <u>1</u>	99 239	<u>LD</u>	(IX+1), A	;STORE RESULT
4923 DD7E00	99249	LD	A (IX)	GET BYTE 3
4926 FIXE00	00 250	ADC	A. (IY)	; ADD SOURCE
4929 DD7790	80 268	<u>L</u> D	(IX), A	STORE RESULT
492C C32C4A	00 270 LOOP	JP	LOOP	;LOOP HERE FOR BP
4390	90280	ORG	480 0 H	; DESTINATION AREA
4200 00	90290	DEFB	Ø	; +344, 050
4991 05	90399	DEFB	5	
4892 3F	90310	DEFB	3FH	
459 3 F2	80 328	DEFB	OF 2H	
4819	99339	ORG	481 <i>0</i> H	; Source area
4810 00	99349	DEFB	0	
4511 97	9 0 350	DEFB	7	
4812 A1	19 369	DEFB	0 1111	
4813 20	9 0 370	DEFB	2 0H	
100 0	9 0380	END		
0000 TOTAL E	RARS			
LODF 4R27:				

57服7 4899




Fig. 7-7. Multiple-precision adds by machine.

The program uses indexed addressing with both IX and IY. The IX register points to the destination operand in 4B00H through 4B03H. Note that the most significant byte is at 4B00H and the last significant byte is at 4B03H. The IY register points to the source operand at 4B10H. Although the four adds could have been done in a loop, the in-line code in the program clearly shows the steps that must be taken for the adds. The first add adds (IX+3) and (IY+3), the least significant byte, and stores the result in 4B03H. After the ADD, the carry flag is set or reset dependent upon the carry from bit position 7, which is not a sign bit, but just another bit position. The next add (ADC) adds not only the two bytes from (IX+2) and (IY+2), but the carry from the previous add, which is undisturbed, as loads do not affect the carry or other flags. The next add adds in the carry from the second byte, and the last add adds in the carry from the third byte. All adds, except the first, added in a possible carry from the lower order byte. In the first add there was no preceding carry to be added in.

The program shows the general approach to add any number of bytes. There is no limit on the maximum number of bytes that could be used, but working with 32-byte operands might get somewhat tedious after a while. Floating-point format allows a more compact representation of large numbers, at the sacrifice of the number of significant digits, and is widely used in cases where very large, very small, or mixed numbers must be used.

Subtraction of multiple-precision numbers is handled in similar fashion. The first subtract would be an SUB without the carry, but the remaining three would be SBCs, which use the borrow from the preceding lower-order byte. A portion of this code is shown below.

LD A,(IX+2) ;SECOND BYTE SBC A,(IY+2) ;SUBTRACT SOURCE LD (IX+2),A ;STORE RESULT

There is no reason that 16-bit adds and subtracts couldn't be used, as long as the total number of bytes was a multiple of two. In the general case, 8-bit adds and subtracts are somewhat easier to work with, as they allow for an odd number of bytes and permit a direct add or subtract of the source operand (through HL, IX, or IY). The two programs shown below are general-purpose subroutines for multipleprecision adds and subtracts. They will handle any number of bytes required. Upon entry, IX and IY point to the first (most significant) bytes of the destination and source, respectively. The B register contains the number of bytes in the operands (both operands must have the same number of bytes). The subroutines add or subtract the source operand from the destination operand and put the result in the destination operand memory locations. Upon return from the subroutine IX and IY are unchanged and the contents of B are zero.

```
99199 ; SUBROUTINE TO DO MULTIPLE-PRECISION ADDS
             AM1A:
                       ENTRY: (IX)=POINTS TO MS BYTE OF DESTINATION
                              (IY)=POINTS TO HS BYTE OF SOURCE
             88120 j
             AM W :
                             (B)=# OF BYTES IN OPERANDS
             倒40;
                             CALL MULADO
             90150 ;
                             (RETURN)
             йный:
                       EXIT: (IX)=UNCHANGED
             9447A :
                             (IY)=UNCHANGED
             M189;
                             (A)=DESTROYED
             00190 :
                             (g)=g
              2442400 ;
499
             00210
                           ORG
                                    4000H
                                                    ; CHANGE ON REASSEMBLY
4400 05
             202220 MULADO PUSH
                                   Œ
                                                    ; SAVE DE
4991 50
             99779
                           LD
                                   E.B
                                                   ; #BYTES TO E
4992 1689
             00240
                           LD
                                   0,0
                                                    ; DE NOW HAS #
4994 18
             00250
                            DEC
                                   Œ
                                                    ; DE NOW HAS #-1
4995 DD19
             99259
                            ADD
                                    IX DE
                                                   POINT TO LS BYTE
4997 FD19
                           ADD
                                                    ; POINT TO LS BYTE
             BB278
                                    II, Œ
```

```
499 D1 99289
                      POP DE
                                          ; RESTORE ORIGINAL
498A AF 992398
                      XOR A
                                          ; RESET CARRY
4995 DD7E99 69300 LOOP LD A, (JX)
                                          ;GET DESTINATION
499E FDSEGG GGC18
                     AD€ A,(IY)
                                          ; ADD SOURCE
4911 DD7799 00C20
                      LD
                            (IX),A
                                          ;STORE RESULT
4914 1891
                      DJNZ LOOP1
                                          ; GO IF NOT DONE
          <del>90</del>339
4916 C9 99349
                      RET
                                          ; RETURN
和7 DD28 99350 LOOP1 DEC IX
                                          ; PNT TO NEXT HIGHER
                            Ι¥
4A19 FD2B
          90360
                      DEC
                                          ; PNT TO NEXT HIGHER
461B C3084A 00370
                      JP
                            LOOP
                                          CONTINUE
\partial \mathcal{W}
           99389
                      END
BERNORS TOTAL ERRORS
LOOP1 4A17
LOOP 4999
MISUR 4966
           BRIDE ; SUBROUTINE TO DO MULTIPLE-PRECISION SUBTRACTS
           60110; ENTRY: (IX)=POINTS TO MS BYTE OF DESTINATION
                        /IV>=PAINTS TO MS RUTE OF SOMEOF
```

	60150)	(17)-	יום כח טו כוחנטדי	ic of more
	99139 ;	(B)=#	OF BYTES IN OPE	TANNOS
	991 40 ;	CALL	MLGB	
	86159 ;	(RETU	RN)	
	eet 60; EXI	T:(IX)=(NCH A VŒD	
	89170 ;	(] Y)=[NCHANCED	
	00180 ;	(A)=DE	STROYED	
	901 90 ;	(B)=0		
	<i>0</i> 0200 ;			
480	60210	ORG	47004	; CHIPINGE ON REASSEMBLY
4900 05	ACCES MULSUB	PUSH	Œ	; SAVE DE
#MM 58	<i>9</i> 6236	LD	E, B	;#BYTES TO E
4802 1600	20 249	LD	D, 8	;DE NOW HAS #
4964 1B	80250	DEC	Æ	; DE NOW HAS #-1
4965 DD19	8 250	ADD	IX DE	POINT TO LS BYTE
4987 FD19	99270	ADD	IY, Œ	; POINT TO LS BYTE
4909 Di	90 280	POP	Æ	; RESTORE ORIGINAL

499 AF	99299	XOR	A	RESET CHRRY
4998 DD7E999	00300 LOOP	LD	A, (IX)	GET DESTINATION
490E FD9E00	<i>9</i> 6316	SBC	f, (IY)	; SUBTRACT SOURCE
4A11 DD7700	20 329	LD	(IX),A	STORE RESULT
4A14 1001	90 339	DNZ	LOOPi	GO IF NOT DONE
4116 CF	66340	RET		; RETURN
4A17 DD2B	99350 LOOP1	DEC	IX	; PNT TO NEXT HIGHER
4619 FD28	94360	DEC	IŤ	; PNT TO NEXT HIGHER
4MIB 03084A	90370	JP	LOOP	; CONTINUE
90 0	0 0380	END		
BERNO TOTAL E	RRORS			
LOOP1 4A17				÷
LOOP 4998				
MLSUS 4400				

Decimal Arithmetic

Up to this point we've been doing arithmetic operations with absolute and two's complement numbers. As we mentioned earlier in the chapter, there is a third type of arithmetic that is possible in the Z-80 and many other microprocessors, binary-coded-decimal (bcd) arithmetic. The bcd representation is a more direct translation from decimal than binary. To convert a decimal number into bcd, change each decimal digit into its 4-bit binary equivalent. Some exam-




Fig. 7-8. The bcd representation.

ples of this are shown in Figure 7-8. After the conversion we're left with a *binarylike* number whose length equals four times the number of decimal digits, or to put it another way, two bcd digits in each 8-bit segment as shown in the figure.

The bcd representation is used for a variety of purposes. Much instrumentation uses bcd, especially instrumentation that displays digits in digital readout form, such as digital voltmeters and digital frequency counters. We could, of course, convert from bcd to binary, perform arithmetic operations in binary, and reconvert to bcd, but it is convenient to be able to directly add or subtract bcd values in the Z-80.

Adding or subtracting bcd is *not* the same as adding or subtracting binary numbers. Since the binary groups of 1010 through 1111 are not permitted in bcd (there is no bcd equivalent), operations in binary produce erroneous results, as





Fig. 7-9. A bcd add with erroneous result.

shown in Figure 7-9, where the bcd add of 1234 and 6777 produces 8011H and the binary add of the two numbers produces 79ABH. It turns out that to convert a binary result of the add of two bcd operands into bcd, it is only necessary to



look at each of the groups of four bits to see whether or not a correction is required. If a 4-bit group in the result contains 1010, 1011, 1100, 1101, 1110, or 1111, or if a carry from the group resulted, then 0110 is added to the group to adjust the binary result to a bcd result. As every byte holds two bcd digits, two such checks are necessary for each binary byte. The process is shown in Figure 7-10, where corrections are made to the operands shown in Figure 7-9.

Bcd subtractions require the same adjustment, but in this case six is subtracted if necessary from a bcd digit in the result. It's relatively easy to implement a program to look at each bcd digit and test to see if an add or subtract adjustment is necessary, but the Z-80 does it all in one instruction, the DAA, or Decimal Adjust Accumulator instruction. When bed operands are being added or subtracted, the DAA is executed directly after the add or subtract to automatically (aren't computers wonderful) adjust the binary result to a bcd result. To see how this works, we'll write a program to count in bcd for 00 to 99 and compare the results with values stored from 00H through 63H in binary. The following program stores the bcd values from 00 through 99 into a buffer starting at 4B00H and stores a corresponding count from 0 through 99 in binary into a second buffer at 4C00H. Enter the program by assembling and loading or by using T-BUG to enter in machine language, breakpoint at END, and then compare the results in the two buffers. By "dumping" the bcd buffer using the M command in T-BUG (with carriage return), you will see a sequence of bcd numbers from 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 10, 11, up to 99.

	96199 ; PROGRA	M TO DEM	ONSTRATE BCD	
	90119 ;			
4100	00 120	ORG	49001	
4990 119990	00130 START	LD	DE, 0	; D=BCD; E=BINARY
4903 DD210048	00140	LD	IX, 4906H	;BCD BUFFER
4997 FDZ19940	<i>00150</i>	<u>L</u> D	IY, 4000H	BINARY BUFFER
4996 9664	M 160	LD	8, 100	; COUNT
400 DD7200	00170 LOOP	LD	(IX),D	STORE BCD
4910 FD7390	00180	<u>LD</u>	(IY),E	STORE BINARY
組3 1023	99199	INC	IX	BUMP BOD POINTER
4M15 FD23	<i>99299</i>	INC	14	; BUMP BINARY POINTER
491 7 78	99219	LD	A, D	;GET BCD

4A18 C691	<i>99220</i>	ADD	A.1	;ADD 1
491A 27	99239	DAA		; DECIMAL ADJUST
491B 57	80240	LD	D.A	; SAVE BCD VALUE
491C 7B	20 250	LD	A, E	GET BINARY
491D (591	99269	ADD	A. 1	;ADD 1
4MF 5F	99 270	LD	E, A	; SAVE BINARY VALUE
4920 10EB	00280	MU	LOP	;GO IF NOT 100
4922 18FE	00290 LOOP1	JR	LOOP1	;LOOP HERE IF DONE
9000	99 300	END		
MANNO TOTAL E	RROR5			
LOOP1 4822				
L00P 4990				
START 4A00				

Compare Operations

As we described in an earlier chapter, compares are essentially subtracts, where the result of the subtraction is only used to set the cpu flags and is not put into the destination register. Unlike subtracts, compares only operate with 8-bit operands, and one of the operands must be in the A register. Compares and subtracts may be used to test two operands for the same states as BASIC comparisons—tests for an operand greater than another, greater or equal, equal, not equal, less than or equal, or less than. Some of these tests are directly handled by the zero and sign flags, while others must use the carry flag.

The test for equality or non-equality is simple and uses the zero flag. In the following code a branch is made to NOTEQ if the contents of the A register are not equal to the contents of the B register and to EQUAL if the two registers are the same.

When the two numbers to be compared are absolute (unsigned) numbers, the carry flag will be set after the compare if the contents of A are less than the second operand. If A holds 128 and the C register holds 130, for example, the branch to LESSTH will be taken in the code below.

```
TEST CP C ;TEST A-C

JP C,LESSTH ;GO IF A LESS THAN C

JP Z,EQUAL ;GO IF A=C

GTHAN ... ;A GREATER THAN C HERE
```

When the two numbers to be compared are signed numbers, then the carry flag logic gets rather confusing. For this reason we present a general-purpose subroutine that compares two signed numbers and jumps to one of three locations based on a comparison of the operands. By making the branch locations identical, any combination of equality conditions may be constructed. If a branch is to be made on greater or equal, for example, the greater than branch will be to GTEQU and the equal branch will also be to GTEQU, with the less than branch to some other location.

	00100 : SUBROU	TIME TO	COMPARE TWO 8-BI	T SIGNED OPERANDS
	00110 : ENT	RY:(A)=[PERAND 1	
	00128	(B)=[PERANU 2	
	99130	CALL	OFFRE	CALL SR
	90148 :	RTN	FOR A LT B)	;PUT JP LESST HERE
	99150 :	(RTN	FOR A=B)	PUT JP EQUAL HERE
	00160 /	/RTN	FOR A ST B)	; PUT JP GREATR HERE
	₩170 / EXI	T: (A)=[NCHANGED	
	991 88	(B)=L	MCHANGED	
	191 90	(HL)=	DESTROYED	
	88288			
	99918	QRG	40001	; CHANGE ON REASSEMBLY
480 Ei	80220 CMPARE	POP		GET RIN ADDRESS
481 D5	98239	PUSH	Œ	; SAVE DE
4902 110300	96 248	LD	0E. 3	; ADDRESS INCREMENT
490 5 28	98 259	CP .	B	COMPARE A:B
4906 200A	<i>8</i> 0260	JP.	Z, ENUAL	/ GO IF EQUAL
4808 F5	9 0278	PUSH	f	; SAVE_FLAGS
488 9 88	86258	XOR	0.00	FTEST SIGN BITS
4AVA 17	<i>9</i> 9239	RLA		X ÚR TO C
4802 DA1548	96 389	JP	C, DIFFER	:60 IF DIFFERENT SIGNS
WE FI	9931 <i>9</i>	POP	AF	;RESTORE FLAGS
490F 3002			~ . ~	
	99320	JR	C, LESST	GOO IF A LT B

```
#M12 19
             80340 EQUAL
                           ADD
                                   HL, DE
                                                   ; BUMP RTN BY 3
             00350 LESST
棚3月
                                   DE
                                                   ; RESTORE DE
                           FUP
4914 E9
             M97.0M
                           JP
                                   (HL)
                                                   :RTN TO 0.3.6
4915 F1
             90370 DIFFER POP
                                   ĤΕ
                                                   FRESTORE FLAGS
4816 DA114A
             99389
                           JP
                                   C. GREATR
                                                   ;60 IF A 67 B
4919 C3134A
             00390
                           JΡ
                                   LESST
                                                   ;ALT B
454
             09400
                           END
###### TOTAL ERRORS
GREATR 4A11
LESST
       4813
DIFFER 4915
EQUAL
       4912
CAPARE 4988
```

The block compare is used in string searches and will be discussed in Chapter 9 when we look at strings and tables.

CHAPTER 8

Logical Operations, Bit Operations, and Shifts

The operations in this chapter differ from the arithmetic operations in the last chapter in that the operations here are all concerned with subdivisions of bytes, either fields of a byte or down to the individual bit level. The logical instructions are used to retrieve or store information in segments less than a byte in length, the bit instructions manipulate individual bits in memory or register bytes, and the shifts align fields or manipulate individual bits.

AND, ORs, and Exclusive ORs

The AND instruction is used primarily to mask out unwanted data in bytes. Suppose, for example, that in each byte of data in a table in memory we had an ASCII character representing the digits of 0 through 9. Now it turns out that the ASCII representation of those digits follows a rather logical order as the reader can see from Table 8-1. The ASCII representation of 0 is 30H, 1 is 31H, and so on up to 39H for 9. To convert one ASCII digit of 30H through 39H into a binary value equivalent to the ASCII character, it is only necessary to get rid of the bias of 30H. This could be done by subtraction, but an equivalent alternative would be to mask out the "3" portion of the ASCII by an AND.

LD A,ASCII ;GET ASCII VALUE
AND OFH ;GET LAST FOUR BITS

When the ASCII values are masked by the immediate value 0FH (00001111), only the last four bits fall through, and since the least significant four bits are 0 through 9 in this case, the result is the equivalent binary value.

Table 8-1. ASCII Representation of Decimal and Hexadecimal

	Digit	ASCII Code
	(0	30H
	1 1	31H
	2	32H
	3	33H
Decimal	4	34H
Decimai	1 5	35H
	6	36H
	7	37H
	8	38H
	L ₉	3 9 H
	ſ A	41H
•	В	42H
	c	43H
Hexadecimal	1 D	44H
	E	45H
	F	46H

Conversely, a binary value of 0 through 9 could be converted into an equivalent ASCII value for output by setting the "3" bits. Although an add could be used, the ASCII values could also be generated by an OR instruction.

In both of the preceding cases we have assumed that only valid ASCII characters of 0 through 9 are involved, and that the binary values will be 0 through 9. As a simple illustration of this conversion, let's write out the screen line number 0 through 9, for the first ten lines of the screen. The following program does this by counting for 0 through 9 and oring in the "3" value to make an ASCII digit out of the count.

	产的 ; WITE (NUT LINES	5 0-9 IN ASCII				
	00110 ;						
4990	<i>0</i> 0120	ORG	4A00H				
4990 21203C	<i>0</i> 0130	LD	HL, 3000H+32	; MIDDLE	Œ	157	LINE

4903 0600	<i>9</i> 9149	LD	B, 9	; INITIALIZE COUNT
4905 0E39	99159	LD	C. 39H	;LAST ASCII
4997 114000	991 79	LD	DE 64	;LINE INCREMENT
4908 78	80180 LOOP	LD	A, B	; GET CURRENT COUNT
4966 F630	891 99	OR	30H	; CONVERT TO ASCII
490 0 77	<i>9</i> 6299	LD	(HL),A	;STORE ON SCREEN
4ME 19	60 218	ADD	H.Æ	; BUMP LINE PNTR
490F 04	99229	INC	B	; BUMP COUNT
4910 B9	99239	CP	C	; TEST FOR END
4911 C28A4A	99249	JP	NZ, LOOP	; GO IF NOT DONE
4914 C3144A	00250 LOOP1	JP	L0 0P 1	;LOOP HERE AT END
100 0	<i>9</i> 9269	END		
199900 TOTAL E	PRORS			
LOOP1 4914				
LOOP 4969				

The exclusive OR does not find as much use as the AND and OR instructions. Recall that the exclusive OR generates a one bit in the result if there is a single one bit but not two one bits in the bit positions of the two operands. The most common use of the exclusive OR in the TRS-80 is to zero the accumulator by the efficient instruction.

XOR A ;ZERO A REGISTER AND CARRY

Another use of the exclusive OR is to toggle a counter from 0 to 1 and back again as in

One of the more common operations in the Z-80 and other computers is to set or reset a bit in a memory byte or register byte. To set a bit in memory in many computers, the following three instructions must be executed

```
LD A,(HL) ;LOAD THE MEMORY BYTE
OR A,4 ;SET BIT 2
LD (HL),A ;STORE BYTE WITH BIT SET
```

Similarly, resetting any of the eight bits of a memory byte calls for

LD A,(HL) ;LOAD THE MEMORY BYTE
AND A,0FBH ;RESET BIT 2
LD (HL),A ;STORE BYTE WITH BIT RESET

Lastly, testing a bit of a memory location requires a load and test, usually an AND

LD A,(HL) ;LOAD THE MEMORY BYTE
AND A,4 ;TEST BIT 2

JP Z,ZERO ;GO IF BIT 2 = 0

JP ONE :BIT 2 = 1

Bit Instructions

In the Z-80 only one instruction is required to set, reset, or test any one bit of a memory or cpu register bit. The instruction SET 2, (HL) takes the place of the three instructions for setting a bit, RES 2, (HL) causes a reset of bit 2, and BIT 2, (HL) sets the zero flag to the condition of the bit. Since these sets, resets, and tests are continually being done in assembly language programming, the bit instructions are quite powerful.

Shiftless Computers

It is possible to perform the actions of aligning data, dividing and multiplying by powers of two, and bit testing without shift instructions, but the Z-80 shifts are much more efficient than other shiftless instruction sets, and make these common operations much easier to perform.

Often shifts are used to align data, that is, to move fields within bytes to a desired location. The Z-80 shift instructions for data alignment are the *Rotate* instructions. Rotates are either 8-bit rotates or 9-bit rotates. The 8-bit rotates move the 8 bits within a register or memory location out one end and in the other, as shown in Figure 8-1. The 9-bit rotates rotate the carry along with the 8 register or memory data bits. Both types of rotates have their uses.

Rotates

As an example of use of rotate, let's write a routine that will output the contents of a block of memory locations in binary. Each memory location has eight bits, of course, and we must convert each bit to an ASCII one or zero for display. The following code outputs locations 0 through 0FH to the screen in binary ASCII.

	00100 ; ROUTINE	TO DUMF	IN BINARY	
	00110 ;			
4900	9 01 20	ORG	4A00H	
4960 DD21203C	00130 START	LD	IX, 30 90H+ 32	; MIDDLE OF LINE 0
4904 FD21004B	<i>00</i> 140	LD	IY, 48 00H	;START OF DUMP LOC
4968 113890	90159	LD	DE, 56	;LINE INCREMENT
499B 0618	99160	LD	B, 16	;LINE COUNT
4AAD D9	00170 LOOP1	EXX		; SMITCH REGISTERS
490E 0608	99189	LD	E, 8	BIT COUNT
4A10 3E30	00190 LOOP2	LD	A, 3 9H	; ASCII 0
4912 FDCBG006	00200	RLC	(IY)	; ROTATE LEFT
4916 3 00 1	₩21 0	JR	NC, LOOP3	;60 IF 0
4A18 3C	00220	INC	ñ	; CHANGE 0 TO 1
4A19 DD7700	00230 LOOP3	LD	(IX), A	STORE 0 OR 1
4ALC DD23	9923 5	IMC	IX	; NEXT CHARACTER POSTN
4A1E 10F0	99 240	DJNZ	L00P2	; GO IF NOT 8 BITS
4920 D9	90250	EXX		; SWITCH BACK
4921 FD23	<i>90260</i>	INC	14	; BUMP LOCATION PNTR
4923 DD19	90270	ADA)	IX,DE	; POINT TO NEXT LINE
4925 1 <i>0</i> E6	<i>9</i> 9280	DINZ	LOOP1	; GO IF NOT 16 LOCNS
4927 18FE	00290 LOOP4	JR	L00P4	;LOOP HERE ON DONE
1999	99399	END		
899900 TOTAL E	TRRORS			
L00P4 4927				
LOOP3 4919				
LOOP2 4810				
L00P1 4A90				
START 4900				

This is our most complicated program thus far, and it bears some detailed study. The IX register is used to point to the current screen line, starting at the middle of the first line. The IY register is used to point to the location to be *dumped*, in this case starting at 4B00. DE holds the line increment to be added to IX to point to the next display line. Since we're going to be writing out 8 ASCII bytes on each line, the increment on




Fig. 8-1. Rotate operation.

this is (64-8) or 56. B is initialized with the number of locations to be dumped or 16.

The main loop in the code starts at LOOP1. The first instruction swaps the inactive and active set of cpu registers B through L. This is done to enable us to use more cpu registers since just about every one is in use. Now we can use B of the second set to hold a bit count for the inner loop of 4A10 through 4A1F that looks at the 8 bits and outputs them in ASCII to the screen. The inner loop rotates the location pointed to by IY. As each rotate is done, the leftmost bit is rotated both to the carry and around to the right-hand side of the memory location. The carry is tested to store either a 30H, for an ASCII zero, or 31H, for an ASCII one. Eight rotates are done, and at the end the memory location in the 4B00H area has been rotated completely around.

For each store of an ASCII one or zero, IX is incremented to point to the next character position on the line. When the count in B is decremented down to zero, an EXX switches back the cpu registers, restoring the original count in B for number of lines. IY is incremented to point to the next memory location in the 4B00H area, and IX is incremented by 56 to point to the next line for display. If 16 locations have not been dumped, the next location is stored as eight ASCII characters.

A program that has several nested loops such as this can be confusing to a programmer seeing it for the first time. It can also be confusing to the programmer who wrote it when he picks it up several months later! One convenient way to get a clear picture of what is going on in a program such as this is to "play computer." On a sheet of paper, make columns rep-


resenting the registers that are in use in the program. Then step through the program one instruction at a time, filling in the proper values in the registers. It isn't necessary to loop all the way through some of the loops (65536 loops makes for a lot of writing), but it does make many programs very clear. See Figure 8-2.

MULT	IPLY BY	TEN				
	<u>A</u>		<u>B</u>	<u>c</u>	<u>HL</u>	
	1		5		= 4A14)
	2			2		
	4					SCRATCH PAD NOTATIONS
	8					REFLECT PROGRAM
	10					FOR FIRST MULTIPLY
					=4A15	J
	3)
	6			6		PARTIAL
	12					SECOND MULTIPLY
	24					MULTIPLY
	30					J
			}			
			Ť			
4A14	X	10				
5	3	30				
6	10					
7	15					
8	30					

Fig. 8-2. Playing computer.

Some Shifting Is Very Logical

Logical shifts differ from rotates in that data shifted off the end of the register or memory location is lost. Zeros are used to shift into the byte from the other end, as shown in Figure 8-3. Logical shifts are used to align data as in the rotate case, and to divide or multiply by two. If an 8-bit value is shifted left one bit, the effect is to multiply the original value by two while a shift right of one bit position divides the original value by two and discards the remainder.



	SAMPLE RIGHT LOGICAL SHIFT		SAMPLE LEFT Logical Shift	
ORIGINAL NUMBER	01010000	(8010)	00001011	(11 ₁₀)
1 SHIFT	00101000	(40 ₁₀)	00010110	(22 ₁₀)
2 SHIFTS	00010100	(20 ₁₀)	00101100	(44 ₁₀)
3 SHIFTS	00001010	(10_{10})	01011000	(88 ₁₀)
4 SHIFTS	00000101	(5 ₁₀)	10110000	$(-80_{10})!$
5 SHIFTS	00000010	(210)	01100000	(96 ₁₀)!
6 SHIFTS	0000001	(1 ₁₀)	11000000	$(-64_{10})!$
7 SHIFTS	00000000	(0)	10000000	(-128 ₁₀)!

Fig. 8-3. Logical shift operation.

All rotates, logical shifts, and arithmetic shifts in the Z-80 operate only one bit at a time, so that a shift of four bit positions requires four separate shifts. To show how shifts may be used to multiply, consider the following code. Multiplication by ten is a common problem in many programs. For example, keyboard values may be input in ASCII and represent a string of decimal digits, such as 567.89, that must be converted to binary values for arithmetic manipulations within the program. MULTEN takes an 8-bit value from memory, multiplies it by ten, and stores it back into the memory location.

		80100 / MULTIFL	.Y BY IEI	N KUUTINE	
		90110 ;			
480		80120	ORG	4900H	
400	21154A	00130 HULTEN	LD	HL, DATA	; TABLE OF DATA
4993	9695	99146	LD	8,5	FOR FIVE VALUES
485	7E	00150 LOOP	LD	A, (HL)	;GET VALUE
486	CB27	00160	SLA	Ā	; VALUE*2
4888	4F	<i>00</i> 170	LD	C/A	; SAVE_VALUE*2

4A69 CB27	60180	SLA	A	; VALUE#4
4998 CB27	00190	SLA	A	; VALUE*8
499 0 81	00200	ADD	A.C	; VALUE+10
##€ 77	90210	LD	(HL), A	; RESTORE
4AF 23	00 220	INC	HL.	; POINT TO NEXT VALUE
4910 10F3	96239	DJNZ	LOOP	; CONTINUE
4A12 C3124A	00240 LOOP1	JP	L00P1	;LOOP HERE IF DONE
4A15 B1	98250 DATA	DEFB	1	
4A16 83	00260	DEFB	3	
4917 OA	99279	DEFB	19	
4918 OF	90280	DEFB	15	
4919 1E	992390	DEFB	30	
HW	99399	END		
00000 TOTAL E	RRORS			
LOOP1 4A12				
LOOP 4A95				
DATA 4915				
MILTEN 4000				

After the value is loaded into the A register it is shifted left by the SLA A to multiply the value by two. This value is then saved in the C register. Now the A register is shifted left two more times to multiply the original value by four and eight. Now the value in the C register, which represents the original value times two, is added to the value times eight to give a result of the value times ten. Execute the program with a breakpoint at 4A12 and then look at the table locations to see the results. Note that the multiply was an unsigned (absolute) multiply, and that in one case (30), the result was too large for the 8-bit memory location. In this case only the lower-order eight bits of the result are in the memory location!

Arithmetic Shifts

The TRS-80 has one shift that is an arithmetic-type shift (even though the mnemonic for the SLA is Shift Left Arithmetic it is really a logical shift). The SRA (Shift Right Arithmetic) always retains the sign of the operand to be shifted as shown in Figure 8-4. The bit in bit 7 is shifted right to bit 6,

SIGN RETAINED AND EXTENDED



SRA (SHIFT RIGHT ARITHMETIC)

Fig. 8-4. Arithmetic shift operation.

but also goes back into bit 7 as the sign. The process is called $sign\ extension$ as the sign is extended to the right. The SRA may be used to divide a signed 8-bit operand by two. The operation for a value of -37 is shown in Figure 8-5.

Software Multiply and Divide

What! No multiply and divide instructions in the Z-80! That's right, and no current 8-bit microprocessor has them either. Before you pull out that weathered four-function calculator, let's see how multiply and divide can be implemented in software.

There are a number of approaches in writing a multiply routine for any computer. The easiest is repetitive addition. Mulplying 63 by 15 is really only adding 63 to itself 14 times

		M	EMOI	RY O	R RE	GISTE	R		
ORIGINAL NUMBER	1	1	0	1	1	0	1	1	- 37 ₁₀
AFTER 1 SHIFT	1	1	1	0	1	1	0	1	-19 ₁₀
AFTER 2 SHIFTS	1	1	1	1	0	1	1	0	-10 ₁₀
AFTER 3 SHIFTS	1	1	1	1	1	0	1	1	-5 ₁₀
AFTER 4 SHIFTS	1	1	1	1	1	1	0	1	-3 ₁₀
AFTER 5 SHIFTS	1	1	1	1	1	1	1	0	-2 ₁₀
AFTER 6 SHIFTS AND N > 6 SHIFTS	1	1	1	1	1	1	1	1	-1 ₁₀


Fig. 8-5. Arithmetic shift example.

(or adding 15 63 times), and that's very easy to implement in the Z-80. The following routine uses this approach to multiply the 16-bit absolute value in DE by an 8-bit *multiplier* in B, which is also unsigned or absolute. The product is in HL at completion (use the R command to see the product).

	90100 ; REPET)	ITIYE ADI	ITION MULTIPLY	
	M110 ;			
450	00120	ORG	4A00H	
4900 ED581148	00130 START	LD	DE, (ARCL)	; LOAD MULTIPLICAND
4994 3R134A	99149	LD	A, (ARG2)	; LOAD MULTIPLIER
4997 47	99159	<u>L</u> D	B; A	; TRANSFER TO B
4898 219999	96160	LD	HL.0	CLEAR PARTIAL PRODUCT
4ABB 19	00170 LOOP	ADD	HL.DE	; ADD MULTIPLICAND
499C 19FD	90130	WNZ	LOOP	; GO IF NOT DONE
ARRE COREAN	99190 LOOP1	JP	LOOP1	; LOOP HERE ON DONE
4H11 E883	90200 ARG1	DEFM	1000	; PUT MULTIPLICAND HERE
4913 1499	99210 ARG2	DEFB	26	; PUT MULTIPLIER HERE
200 0		END		
88800 TOTAL E	RRORS			
LOOP1 499E				
LOOP 4968				
M02 4913				
ARGI 4AII				
START 4A00				

As short and sweet as this routine is, it does have a serious disadvantage. It is horrendously slow, compared to other ways in which the multiply could be implemented. Use this approach only when the multiplier is small. It is efficient when multipliers of ten or less will be used.

The usual way of implementing a software multiply is to use the same approach as the pencil and paper method for decimal numbers. In this approach a shifted multiplicand multiplied by the digit in the multiplier is added to other partial products to get the final product as shown in Figure 8-6. Binary multiplication using this technique is fairly simple as the value to be added can only be the multiplicand or zero, depending upon the value of the multiplier bit. The following






Fig. 8-6. Multiplication methods.

routine is one of the "standard" routines that might be help-ful in the user's programs. It multiplies an *unsigned* 16-bit value in DE by an *unsigned* 8-bit value in the B register and returns the product in HL. The B register contents is zero upon return.

	00100 ; SUBROU	TINE TO	MULTIPLY 16 BY 8	3
	00110 ; ENT	RY:(DE)=	HULTIPLICAND, UNI	5IGNED
	90129 ;	(B) = †	ULTIPLIER UNSIG	ED
	00130 ;	CALL	ML16	
	00140 ; EXI	T: (HL)=	₽RODUCT	
	00150 ;	(DE)=	=DESTROYED	
	90160 ;	(B)=()	
	961 70 ;			
4990	90 189	ORG	4 100 H	; CHANGE ON REASSEMBLY
4900 210000	00190 MUL16	LD	HL 0	CLEAR PARTIAL PRODUCT
4993 CB38	90290 LOOP	SKL	ß	;SHIFT OUT M'IER BIT
4995 3991	99 219	JR	NC. CONT	GO IF NO CARRY (1 BIT)
499 7 19	99 229	ADD)	HL, DE	; ADD MULTIPLICAND
4 98 8 C8	99239 CONT	RET	Z	;GO IF M'IER
49 0 9 EB	99 249	EX	Œ,HL	; MULTIPLICAND TO HL
480 1 29	96259	ADD	HL HL	;SHIFT MULTIPLICAND
4900 EB	<i>0</i> 6260	ΕX	Œ,HL	; SNAP BACK

499C C3	934A 00270	JP	LOOP	CONTINUE
199 0	80280	END		
2000 00 TO	OTAL ERRORS			
CONT	4993			
LOOP	4993			
#L16	4 1100			

Note that in the above routine the ADD HL, DE does not affect the zero flag, allowing it to be used for a check on the shifted result in B after the add.

Divide routines implemented in software are not nearly so neat. Experienced programmers have been known to wail and gnash their teeth while trying to implement an efficient divide routine on certain computers. Successive subtraction may be used, but it is as slow as a multiply routine using this approach, and should be used only with operations resulting in small quotients. The following code divides the contents of the HL register, an *unsigned* 16-bit number by the contents of DE, an unsigned 16-bit divisor. Both numbers must be less than 32,768. The quotient is in B at the end, and any remainder is in HL. If the quotient is larger than 255 overflow will result.

AGMAG - NIVINE DU CHIPPECCINE CHIPTDOPTION

	ANTANA ENTANA	ישע זע :	DEDDIYE BUBIKADI	ILN
	99110 j			
490	99129	ORG	4 <u>900H</u>	
4980 281848	00130 START	LD	HL, (ARD2)	GET DIVISOR
4903 E5	86148	PUSH	H	; TRANSFER TO DE
4904 D1	0015 0	POP	Æ	
4985 2A184A	99169	LD	HL, (ARM)	;DIVIDEND
4900 0600	00170	<u>LD</u>	B, Ø	CLEAR QUOTIENT
490A B7	00180 LOOP	OR	A	CLEAR CARRY FOR SUBTR
4968 ED52	00190	SBC	HL, DE	; DIVIDEND-DIVISOR
4900) FA144A	99299	JP	M. DONE	GO IF DONE
4910 04	<i>9</i> 9219	INC	B	; BUMP QUOTIENT
4A11 C38A4A	<u>9922</u> 9	P	LOOP	; CONTINUE
4914 19	00230 DONE	ADD	HL, DE	;FIND TRUE REMAINDER
4915 C3154A	00240 LOOP1	JP	LOOP1	; LOOP HERE ON DONE
4918 294E	00250 ARG1	DEFW	20000	; ARG1/ARG2
4A1A 0890	99269 ARG2	DEFW	200	

00 0	98 27 0	END
200 09	TOTAL ERRORS	
LOOP1	4A15	
DONE	4914	
LOOP	4 110 ñ	
RII	4918	
ÆQ	4Ĥ1Ĥ	
START	4900	

In the routine the divisor is repeatedly subtracted from the dividend until the dividend goes negative. When this occurs, the *residue* is changed to a true remainder by adding back the divisor. Each time the subtraction can be successfully made the contents of B are incremented by one to show the quotient. This method exactly emulates what can be done with pencil and paper.

A more general-purpose divide for an unsigned 16-bit dividend and unsigned 8-bit divisor is shown in the following "standard" subroutine. Here the division is a restoring type similar to a paper and pencil approach. Instead of asking itself "Does the divisor go into the next group of digits," however, the computer in this case blindly goes ahead and attempts the divide. If the divisor doesn't go, then the previous residue is restored by adding back the shifted dividend, similar to what was done in the successive subtraction case.

	00100 ; SUBROL	JTINE TO	DIVIDE 16 BY 8	
	99110; EN	TRY:(HL):	=DIVIDEND 16 BITS	<u>.</u>)
	00120 i	(D)=	DIVISOR 8 BITS	
	66125 ;	CALL	DIV16	
	00130 ; EX	[]: ([X):	-QUOTIENT 16 BITS	<u>.</u> }
	98148 ;	(H)=	REMAINDER 8 BITS	
	94156 ;	(<u>i_</u>)=	DESTROYED	
	00160 ;	([))=(INCHANGED	
	00170 j	(E)=(Ī	
	80180 ;	(A)=[)ESTROYED	
	00190 ;			
4100	99299	ORG	4 <u>900</u> H	CHANGE ON REASSEMBLY
4900 70	00210 DIV16	LD	A.L	LS BYTE DIVOND
棚 €	<i>9</i> 6229	LD	LH	; MS BYTE DIYOND

4902 2600	99239	LD	H, Ø	; CLEAR FOR SUBT
4994 1E00	86240	LD	E.Q.	SETUP FOR SUBTRACT
4896 9619	80250	LD	B, 16	;16 ITERATIONS
4966 DD218666	80269	LD	IX. 0	; INITIALIZE QUOTIENT
496C 29	00270 LOOP	ADD	HL, HL	;SHIFT DIVD LEFT
400 17	99289	RLA		;SHIFT 8 LS BITS
496E 1/2124A	99299	JP	NC, LOOP1	;60 IF 0 BIT
411 Z	00300	INC	<u>L</u>	;SHIFT TO HL
4912 DD29	90310 LOOP1	ADD	IX. IX	;SHIFT QUOTIENT LEFT
4A14 DD23	00320	IMC	IX	;@ BIT=1
4A16 B7	00330	O ₹	Ĥ	CLEAR CARRY FOR SUB
4917 ED52	00340	SBC	H_DE	; TRY SUBTRACT
4919 D21F4A	99359	JP	NC, CONT	GO IF IT WENT
491C 19	<i>00360</i>	ADD	HL/E	RESTORE
491D DD28	₩ 370	DEC	IX =) SET Q BIT=0
AMF 1AEB	00380 CONT	ONZ	LOOP	;GO IF NOT 16
4921 09	99399	RET		RETURN
2000	20 400	END		
8860 TOTAL E	RRORS			
COMT 4AMF				
L00P1 4912				
LOOP 4FIOC				
DIV16 4900				

The register setup before and after the divide is shown in Figure 8-7. The divisor in D is repetitively subtracted from the residue of the dividend in HL. The residue is shifted over one bit position for every iteration just the way it is done by the paper and pencil method. If the subtract for any iteration is successful, a one bit is left in the quotient; if the subtract is not successful a zero bit is put in the quotient. The quotient is shifted left one bit for every iteration as less and less significant subtracts are made. After 16 bits the IX register holds the possible 16-bit quotient, the H register holds an 8-bit remainder, D holds the original divisor, and E is zeroed. One interesting point is that both the HL and IX registers are effectively shifted left one bit position in a logical shift by adding HL or IX to themselves. It may benefit the reader to actually play computer on this routine and step through the 16 iterations of the divide while using actual numeric values.

BEFORE CALLING DIV 16




Fig. 8-7. Divide register setup.

OUOTIENT

16-BIT QUOTIENT

At the end you may vow never to do it again, but it will give some insight into this type of operation.

The preceding multiply and divide routines are unsigned multiplies and divides. It is possible to implement signed multiplies and divides, but they are not as neatly packaged as the unsigned. The unsigned routines may be used to implement a signed multiply or divide if the operands are changed to their absolute values and the results changed again to their proper signs. However, watch for overflow conditions when this approach is used, such as multiplying -128 by -128!

Input and Output Conversions

The techniques of shifting, multiplications, and divides that we covered in this chapter are very useful in conversion between internal data representation and ASCII. Most programs require some type of input of ASCII data from keyboard, usually in decimal, and that string of decimal digits must be converted into an eight, sixteen, or larger number of bits so that the program can process the data. Sometimes, as in the case of T-BUG, there must be a way of converting from a hexadecimal ASCII input to eight or sixteen bits, and infrequently, a way of converting ASCII binary into internal data values. Similarly, once the data has been processed, it must be displayed in a more convenient form, which usually means ASCII decimal, but which may also be hexadecimal (in the T-BUG case) or binary.

We have already covered one conversion in an earlier program in this chapter, the conversion of eight bits into equivalent ASCII ones or zeros for display. The conversion of

	00100 ; SLBROU	TINE TO	Convert from Hex	TO ASCII
	00110 ;			
	00120 ; ENT	RY:(A)=8	HBIT VALUE TO BE	CONVERTED
	00130 ;	CALL	HEXCY	
	88140 ;	(RETU	RN)	
	00150 ; EXI	T: (HL)=	TWO ASCII VALUES	, HIGH AND LOW
	991 60 ;	(A)=0	ESTROYED	
	00170 ;	(C)=D	ESTROYED	
	99189 ;			
4999	99 199	ORG	49004	; CHANCE ON REASSEMBLY
4990 4F	99298 HEXCY	LD	C, A	; SAYE TWO HEX DIGITS
4991 CB3F	99219	SRL	A	;ALIGN HIGH DIGIT
4903 CB3F	8 9228	SRĻ	A	
4965 CBSF	99239	SRL	A	
4997 CBSF	00240	SRL	A	
4 98 9 CD154A	<i>6</i> 6250	CALL	TEST	CONVERT TO ASCIT
490 0 67	<i>9</i> 6260	LD	H, A	; SAVE FOR RTN
4 90 0 79	99279	LD	A.C	RESTORE ORIGINAL
498E EGGF	99289	AND	0FH	GET LOW DIGIT

##13 6F	ARLO COM54A	86299	CALL	TEST	CONVERT TO ASCII
##15 C630	4913 EF	90 300	LD)	L, A	SAVE FOR RTN
##17 FE3A 000330 CP 3AH ; TEST FOR 0-9 ##19 FR1E4A 000340 JP M. TEST1 ; GO IF 0-9 ##1C 0607 000350 ADD A. 7 ; CORRECT FOR A-F ##1E C9 000360 TEST1 RET ; RETURN 0000 000370 END 000000 TOTAL ERRORS TEST1 4#1E TEST 4#15	4R14 C9	90 719	RET		
#919 FR1E4A	4915 C639	00 320 TE5T	ADD	A, 30H	; CONVERSION FACTOR
##1C C607 00350 ## CORRECT FOR A-F ##1E C9 00360 TEST1 RET ; RETURN 00000 00370 END 000000 TOTAL ERRORS TEST1 4#1E TEST 4#15	4917 FESA	99339	CP	3 9 H	;TEST FOR 0-9
#ALE C9 00360 TEST1 RET ; RETURN 0000 00370 END 00000 TOTAL ERRORS TEST1 4ALE TEST 4AL5	4919 FR1E4A	60 346	JP	M. TEST1	;GO IF 0-9
6000 00370 END 6000 TOTAL ERRORS TEST 4A1E TEST 4A15	491C C697	99 359	ADD)	fl. 7	CORRECT FOR A-F
66000 TOTAL ERRORS TEST: 4A1E TEST: 4A15	#ME (3	00360 TEST1	RET		; RETURN
TEST1 4A1E TEST 4A15		96 378	END		
TEST 4915	66600 TOTAL E	RRORS			
	TEST1 4A1E				
HEXCV 4000	TEST 4915				
	HEXCV 4ARR				

hexadecimal values to ASCII digits of 0 through 9 and A through F is a similar problem. Let's write a program to convert any number in the A register into two hexadecimal ASCII digits. We will also write a simple *driver* to use the program and display some data.

Program HEXCV is the general-purpose routine to perform the conversion. The first four bits, representing the first hexadecimal digit are shifted 4 bit positions right in the A register. They are now aligned in the A register, and the register holds a value of from 0000 through 1111 (the upper four bits are zero), representing hexadecimal 0 through F. The ASCII equivalents for 0 through F are shown in Table 8-1. Unfortunately, there is a "gap" between the digits 0 through 9 and the characters A through F. If there were no gap, 30H could be added to the four bits to compute the ASCII value for the character. Since there is a gap, however, there must be a test for the hexadecimal letter digits, and this is done in the compare. If the conversion resulted in a result greater than 39H, then the ASCII character must be a letter, and 7 is added to obtain the letter value. For the second (least significant) hexadecimal digit, the A register is restored, the upper four bits are masked out (the lower four are already aligned) and the same conversion is made. Upon completion, HL holds the two ASCII characters representing the hexadecimal digits.

A simple *driver* to test this routine could be constructed from something similar to the following code.

```
LD
             B.8
                        :8 LINES
             IX,3C00H
      LD
                        FIRST LINE
      LD
             DE,xxxx
                        LOCATIONS TO DISPLAY
LOOP
      LD
             A,(DE)
                        GET LOCATION
       CALL
             HEXCV
                        CONVERT
      LD
             H<sub>1</sub>(XI)
                        STORE 1ST CHARACTER
       LD
             (1X + 1),L
                        STORE 2ND CHARACTER
       INC
             IX
                        :BUMP POINTER
       INC
             IX
             DΕ
                        BUMP LOCATION POINTER
       INC
       DJNZ LOOP
                        CONTINUE IF NOT 8
```

A driver in this case means a routine to test and exercise the HEXCV routine. This driver displays 8 locations on line 1 of the video display in a string of 16 hexadecimal digits. The reader can undoubtedly see how different formats could be constructed to display hexadecimal data in a more convenient format by using HEXCV and other types of drivers.

Converting input data from ASCII to binary or hexadecimal is about as easy as the output conversion. For binary, the ASCII character representing a binary one or zero is converted to a true binary one or zero by subtracting 30H. This bit is then aligned and merged with other bits representing the 8- or 16-bit input value. Hexadecimal ASCII characters are adjusted by subtraction of 30H. If the result is greater than 9, a second subtract of 7 is performed to convert the letter digit to A through F in hexadecimal. The 4-bit result is merged with a second result or three other results to produce an 8-bit or 16-bit value.

Conversion of decimal data is the most difficult of the three types of cenversions. It is not simply a case of shifting bits as is the case in binary and hexadecimal.

For a conversion of decimal input data, each ASCII character represents a decimal digit from 0 through 9 (30H through 39H). The ASCII character is changed to four bits of bcd by subtracting 30H. Now this result must be multiplied by the power of ten it represents. For example, if the ASCII string was 123, the one would be converted to a bcd 1 and multiplied by 100, the 2 would be converted and multiplied by 10, and the 3 would only be converted. In practice decimal input conversion routines work with five digits as 65,535 can be held in 16 bits, and use a combination of conversion of each of the digits and multiplication of the result by ten for five iterations to convert the data.

For output conversions, an 8- or 16-bit value is converted by division by ten, the resulting remainders adjusted to an ASCII character by addition of 30H, and the result

stored in an intermediate buffer before output. Another approach is to use successive subtractions of the powers of ten, starting with 10000 (for a 16-bit value) to convert the number into decimal values which can then be converted by addition of 30H to ASCII outputs.

CHAPTER 9

Strings and Tables

This chapter discusses two important aspects of assembly-language programs, strings and tables. Strings are generally strings of text characters, just as in BASIC programs. Many assembly-language programs are concerned with separating segments of the string into various fields representing subdivisions of the string data such as names, addresses, mnemonics, and so forth. The Z-80 has a powerful block search capability to help in handling strings. Tables are generally one-dimensional arrays that represent such diverse things as addresses for jumps, sine values, and withholding tax percentages. The Z-80 has many features that permit the assembly-language programmer to work with tables, such as indexing.

Assembler-Generated Strings

We have seen in an earlier chapter how the assembler automatically generates a text string when the DEFM pseudo-op is used. Generally, this pseudo-op is used to produce messages which are output to the display or printer. The code below, for example, outputs a message to the middle of the screen, after the message has been converted from a symbolic source line into ASCII by the assembler.

00100 ; ROUTINE TO OUTPUT MESSAGE 00110 ;

4A00 00120 ORG 4A00H

```
4900 210E4A
              00130 START
                            LD
                                     HL MESS
                                                     ;LOAD ADDRESS OF MESS
                                                     ; MIDDLE LINE+32
4993 11203E
              00140
                            LD
                                     DE. 3000H+544
                                     AC. #E55]
                                                     LENGTH OF MESS
4006 011100
              AA15A
                            LD
                                                      COUTPUT TO SCREEN
4999 EDRA
              99169
                            LDIR
490B C30B4A
              00170 LOOP
                            JP
                                     LOOP
                                                      ; LOOP HERE ON DONE
499E 41
                            DEFM
                                     'ANOTHER FINE MESS'
              99189 MESS
                                                                        4A14 52
490F 4F
              4A1A 4F
                            4911 54
                                           4812 48
                                                          4913 45
    4615 20
                  4916 46
                                 4917 49
                                                4918 4E
                                                              4A19 45
                                                                             4A1A 2
                      4A1C 45
ē
        491B 4D
                                     4A10 53
                                                    481E 53
                                                                  1190
                                                                                 80
185 MESSL
            EQU
                    $-NE55
жи
              AM190
                             END
20000 TOTAL ERRORS
IMP
        490B
#E55]
        9411
MECC.
        4ABE
START
        4000
```

The program uses the block move LDIR after setting up the register pairs for the parameters of the move. Note that the length of the message has been generated by the assembler by equating an assembly variable MESSL to the next assembler location minus the start of the message. When the BC register pair is loaded with MESSL, the assembler loads the immediate field of the load instruction with the length of 11H.

Generalized String Output

In the case above, the message could be moved to the output device in a block, as the output device was really a memory area. If your system has a printer that operates through a parallel or serial port on the TRS-80, the way that an output string is sent to the printer is somewhat different. Let's suppose that subroutine OUTPUT actually communicates with the printer (we'll talk about that communication in the next chapter). The subroutine below CALLS OUTPUT with the next ASCII character to be transmitted to the printer. The problem here is to determine when to stop. Initially, the MESSGE subroutine is called with HL holding the start of the message area, but the end of the message area, the number of

bytes in the message, or some other means to signal the MESSGE subroutine that the message has come to an end. MESSGE here uses a terminator approach to detect the end of the message. The next character is sent to the OUTPUT subroutine as long as a null (all zeros) character is not detected. If a null is detected, MESSGE knows that the message area has come to an end and returns to the calling subroutine. A length could have been specified to MESSGE, but the terminator approach is used quite frequently.

	00100 ; NESSAC	E OUTPUT	ROUTINE	
	09118 ;			
4990	00120	ORG	4 700H	
4 80 0 7E	00130 START	LD	A, (HL)	; LOAD NEXT CHARACTER
490 1 87	00 149	OR	A	; TEST FOR MULL
4 88 2 C8	8450	RET	2	; RETURN ON ZERO
4993 CD4959	99169	CALL	CUTPUT	; OUTPUT TO PRINTER
4996 23	00 170	INC	H	; POINT TO NEXT CHAR
4997 18F7	90199	JR	START	CONTINUE
5000	99199 OUTPUT	EW	5000H	; PRINTER OUT ROUTINE
<i>8000</i>	90200	END		
eegeg total e	RRORS			
OUTPUT 5000				
START 4AM				

In many cases, the message to be output to the screen or I/O device must first be assembled during program execution. In these cases, a message buffer area is allocated, and the component parts of the message are moved into the area, and the message is then printed. The approach is valuable for printing variable data that cannot be defined beforehand, and for saving memory when a large number of messages must be printed. In the code below, a message buffer for a mailing list has been defined. The fields of the buffer are defined by symbolic names and the execution time assembly can be done by transferring ASCII data to the proper fields.

480	90117 LABEL	EQU	‡	;START OF LABEL BUFFER
4990	00120 NAME	EQU	1	; 20 CHIRR NIPPE HERE
991 4	99139	DEFS	29	; RESERVE 20
4914	00140 STREET	EQU	*	;22 CHAR STREET HERE
991.6	99159	DEF5	22	; RESERVE 22
472 9	90160 CITY	EQU	*	;15 CHAR CITY HERE
W	90170	DEFS	15	;RESERVE 15
4939	99180 STATE	EQU	\$; 2 CHAR STATE HERE
99 2	<i>0</i> 9190	DEF5	2	;RESERVE 2
4038	00200 ZIP	EQU	## #	;5 CHAR ZIP HERE
995	99219	DEF5	5	; RESERVE 5
4940 00	00 229	DEFB	G	; NULL TERMINATOR
2000	90 230	END		
egger total e	RROR5			
ZIP 4938				
STATE 4439				
CITY 4A2A				
STREET 4A14				
WE 400				
LABEL 4AGG				

String Input

When strings are input from either the TRS-80 keyboard or from another type of I/O device, an *input buffer* is allocated to hold the string of characters in much the same way as the output message buffer is defined at assembly time. The problem with input of strings is not how to detect the end of the string, but to limit the number of input characters so that the space allocated for the input buffer is not exceeded. In the code below, the subroutine INPUT is called to input one character from an external keyboard. INPUT handles all of the communication between the TRS-80 in regard to status and transmission of the character. The input text string in ASCII is stored into INMESS, starting at 4B00H. The INPTMS routine is exited when either a carriage return (0DH) or 64 characters has been input. Terminating the routine at 64 characters guarantees that the message buffer will not overflow, possibly overwriting program code adjacent to it.

	00100 ; MESSAG	E IMPUT	ROUTINE	
	00110 ;			
400	99129	ORG	4 1100H	
4000 21184A	00130 INPTHS	LD	HL, INNESS	START OF INPUT BUFFER
4903 0640	00140	LD	B. 64	; MAXIMUM # OF CHARACTERS
4905 CD004B	99150 LOOP	CALL	INPUT	GET ONE CHARACTER
4998 FE00	99169	CP CP	90H	;TEST FOR CARRIAGE RTN
4 1101 1 C8	09170	RET	Z	; RETURN IF CR
4908 77	00180	LD	(HL), A	;STORE IN BUFFER
4A0C 23	00190	IK	H	; BUMP POINTER
4900 10F6	99299	DJNZ	LOOP	CONTINUE IF NOT 64
490F C9	00210	RET		;64 CHARACTERS
994 9	00212 INNESS	DEFS	64	
48 00	00213 INPUT	EQU	4 500H	; TERMINAL INPUT
2000	00220	END .		
99000 TOTAL E	rrors			
IMPUT 4800				
LOOP 4995				
INNESS 4A10				
INPTHS 4000				

Once the string has been stored in the input buffer, of course, it must be separated into fields representing different types of data, as in the case of the mailing list line defined earlier. Conversion from ASCII data into decimal, hexadecimal, and other number representations must be performed. We've covered some of the conversion techniques for numbers earlier, but let us look at processing of the text strings that will be in the input message and may be carried through the entire processing of the program without being reformatted. The block move instructions allow shuffling of the strings from one place in memory to another, but the block search instructions perform an equally important task, comparison of one text string to another.

Block Compares

The block compare instructions, CPD, CPI, CPIR, and CPDR, search a block of memory (string) for a given char-

acter. If the character is found, the *location* of the character is returned. Since the search can be done in one instruction for the CPIR and CPDR, the search process is much faster on the Z-80 than on equivalent microprocessors. Let us see how the block compares operate. Suppose that we have just input a line of mailing list information using the INPTMS routine. The information input was in the format

JOHN J. PROGRAMMER/32768 OVERFLOW ST./COMPUTERTON/CA/92677

Here the fields of the mailing list information were separated by special characters called *delimiters*, which could have been any character normally not used in the text. To use the CPIR to search the input line for the next delimiter, the HL register pair is set up with the start of the message area, the BC register pair is set up with the number of bytes to be searched, and the A register is loaded with the character for which the search is to be done. The code below shows the initialization and the CPIR.

LD	HL,INMESS	;INPUT MESSAGE START
ĹD	BC,64	;64 CHARACTERS TO BE SCANNED
LD	A,'/'	;SEARCH FOR SLASH
CPIR		:PERFORM SEARCH

At the end of the search, the Z flag will be set if the character has been found, or reset if the character was not found in the entire block of memory. If the character was found, the HL register points to the location of the character plus one, and the HL register must, therefore, be decremented to point to the actual character. An actual example of this search would be the code below. Assemble and load using T-BUG, or key in using T-BUG, execute the program, and then display the registers using the R command. The Z flag should be set, and the HL register pair should contain 4A11H, the location of the slash plus one.

	99199 ; ROUTIN 99119 ;	e to ser	RCH FOR SLASH	
490	99129	ORG	4 106H	
4990 21004A	00130 START	LD	HL, INNESS	; START OF MESSAGE AREA
4863 OLBGB	99140	LD	BC, 6	; # OF CHARACTERS TO SCAN
4 86 3E2F	36150	LD	B '/'	; SEARCH CHARACTER
4966 ED61	96160	CPIR		; SEARCH
496A COPAH	99170 LOOP	JP	LOOP	;Loop here on done
4990 31	00180 INNESS	DEF#	′123/框′	; NESSAGE

The CPID works similarly to the CPIR, except that the CPID searches the string from end to beginning. In this case the HL register pair points to the character found minus one byte for the location. The HL register pair must be set up to the end of the string area in the CPID case.

```
LD HL,INMESS + 63 ;INPUT MESSAGE END

LD BC,64 ;64 CHARACTERS TO BE SCANNED

LD A,'/' ;SEARCH FOR SLASH

CPDR ;SEARCH FOR SDRAWKCAB

JP Z,FOUND ;GO IF FOUND

... :NOT FOUND HERE
```

The CPI and CPD instructions require the same setup as the CPIR and CPID, respectively. They operate in similar fashion to the block move instructions in that only one iteration is done at a time. The instruction then pauses so that additional operations can be performed. Suppose, for example, we wished to search for two characters in the search. The following code would do that by a CPI-type search. After each iteration the Z flag would be set if the search character was found, and the P/V flag would be set if the byte count in BC was counted down to zero and the search was over. In this case, if the Z flag is set the first character was found and a check is made for the second character, as the HL register pair now points to a location one past the found character. If the second character does not match, then the search is continued until the end. Upon completion the HL register pair should point to 4A1EH in this case.

	90100 ; ROUTI!	Æ TO SEI	ARCH FOR '/*'	
	M10 ;			
420	例120	ORG	4F100H	
4990 211B4A	99130 START	<u>LD</u>	HL. INTESS	; START OF MESSAGE
AN MAN	<i>9</i> 9149	LD	BC, 6	# OF BYTES TO SEARCH
#16 汪汪	99150 LOOPA	LD	A, '/'	; SLASH FOR FIRST CHAR
4998 EDAY	00160 LOOP	CPI		; SEARCH ONE BYTE

490A 2866	99170	JR	Z MARKE	;GO IF FIRST FOUND
469C EA884A	99189	JP	PE LOOP	; GO IF NOT DONE
490F C30F4A	99199 LOOP1	JP	L00P1	; LOOP HERE NOT FOUND
4A12 3E2A	002000 MAYBE	LD	A, '*'	; SECOND CHAR
4A14 BE	99 219	CP	(HL)	; COMPARE
4915 C2064A	90220	JP	NZ, LOOPA	; NO MATCH
4918 C3184A	00230 LOOP2	JP	LOOP2	;LOOP HERE IF FOUND
491B 23	00240 INNESS	DEFM	/群/*() /	; MESSAGE
491C 24	4A1D 2F	4A <u>1</u> E 2A	4A1F 28	4820 29 9000
<i>90250</i>	END			
90200	LIE			
99900 TOTAL E				
99900 TUTAL E				
999999 TOTAL E LOOP2 4R18				
999000 TOTAL E LOOP2 49118 LOOP1 4900F				
LOOP2 4PLS LOOP1 4POF MARKE 4PL2				
900000 TOTAL E LOOP2 4818 LOOP1 480F 8846E 4812 LOOP 4808				

Searches for greater than one character may be done in this manner by searching for the first character using the search character in A for the CPI or CPD, and then searching the remainder of the string one byte at a time if there is a match on the first byte.

Table Searches

Tables are used extensively in all types of assembly-language programs. One of the simplest table types is a table of unordered or random data. The table is searched for a specific piece of data and the position in the table, or its *index*, is then used to access other information or simply as data itself.

Suppose, for example, that we have a table consisting of one-letter commands for T-BUG as shown in Figure 9-1. (In fact, this table is a kind of text string, as it is made up of ASCII characters.) We would like to see if we can find a given one letter command that has been input from the TRS-80 keyboard, match it up with a table entry, find the index, and then use that index to get the address of the routine to process that command in T-BUG.

The first thing that we must do is a table search, which in this case is exactly the same as the string search we performed under the string operations.

```
START LD HL,TABLE ;TABLE START
LD BC,9 ;# OF BYTES
LD A,(INPUT) ;GET INPUT CHARACTER
CPIR :SEARCH
```

In the above code A was loaded with the input character from the keyboard, a one-letter ASCII command. At the end of the LDIR search Z will be set if the character was found and HL will then point to the character in the table plus one location. If the table is set up as in Figure 9-1, then HL will contain

TABLE	7 0	_
4A10H	′B′	BREAKPOINT
4A11	′F′	RESTORE
4A12	'G'	CONTINUE
4A13	4,	JUMP
4A14	'L'	LOAD CASSETTE
4A15	'M'	MEMORY DISPLAY
4A16	'P'	WRITE CASSETTE
4A17	'R'	DISPLAY REGISTERS
4A18	'X'	EXIT

Fig. 9-1. Sample table of T-BUG commands.

location 4A11H through 4A19H if the character was found and location 4A19H (with zero reset) if the character was not found. We can find the *index* of the command in the table by subtracting the value of table from the value in HL if the character was found.

```
JP NZ,NFND ;GO IF CHARACTER NOT FOUND LD BC,TABLE ;START OF TABLE OR A ;CLEAR CARRY FOR SUBTRACT SBC HL,BC ;FIND INDEX
```

At the end of the code above, L will contain the index of 1 through 9. If "INPUT" was a G, for example, L will contain a 3, indicating that G was the third entry in the table, counting from the zeroth entry. Now that we have the index, what do we do with it? Well, we can now use that index to index into another table of jumps corresponding to the routines that process each of the T-BUG commands. The relationships of the two tables are shown in Figure 9-2.

In the case of the first command table, the *entries* of the table were one byte long, each byte being an ASCII character representing the command. In the address table, however, each





Fig. 9-2. Indexing into tables.

entry is two bytes long, since a relative jump must be represented. We now need to change that index from the first table into a displacement value that will pick up the right address table entry, the displacement being the number of physical bytes from the beginning of the address table. (The displacement for the first table was one times the index, but the displacement in the second table is two times the index.) The following code accomplishes this after first decrementing the index to adjust for the way the CPIR leaves the HL register.

DEC	HL	FIND TRUE INDEX
SLA	L	;INDEX TIMES TWO
EX	DE,HL	;SWAP DE AND HL
LD	HL,ADDRT	JUMP TABLE LOCATION
ADD	HL,DE	;HL NOW HAS LOCATION OF JUMP
JP	(HL)	9MUL OT TUO 9MUL;

In the short tables here this code is not the most efficient (it took about 14 instructions to get to the routine), but the reader can see that this is a good approach for very long tables that are used in this fashion.

To recap the table structure, once again, a general table (see Figure 9-3) has a number of *entries*, each a certain *entry length*, and each having a displacement from the start of the table of entry length times # of entry.



- 1. NUMBER OF ENTRIES IN TABLE
- 2. ENTRY LENGTH
- 3. DISPLACEMENT OF EACH ENTRY FROM BEGINNING = ENTRY LENGTH * # OF ENTRY
- 4. LENGTH OF TABLE = # OF ENTRIES IN TABLE * ENTRY LENGTH

Fig. 9-3. General table structure.

Another method of using tables is to include the data associated with the search key in the entry itself, rather than in a separate table. Figure 9-4 shows this type of table. Each entry consists of a disc file name of 1 to 8 characters, a track number, and a sector number. The track and sector number always occupy the ninth and tenth bytes of each entry.

This table could be used to locate a specific file on disc by first searching the entire table for the correct file name, and then picking up the location of the file by the associated track and sector number when the file is found.

Unordered Tables

Tables in which the key entries are in random fashion are said to be unordered. When tables of this type are searched




Fig. 9-4. Sample table of disc files.

for a specific entry, the minimum search occurs when the first entry is the desired entry and the maximum search occurs when the last entry is the one sought. The average number of entries that must be searched in this type of table is one-half the number of entries in the table. This type of table is fine for a small number of entries, but when the table must be continually searched and it holds a large number of entries, then a table with ordered entries could be used to a greater advantage.

The following program is another "standard" subroutine that the reader might find useful. It searches an unordered table from beginning to end for an 8-bit search key. Before the subroutine is called, A must be loaded with the search key, HL must be loaded with the start of the table, DE must be loaded with the length of each entry, and C must be loaded with the number of entries. If the entry is found, HL points to the entry upon return and the Z flag is set. If the entry is not found, the Z flag is not set upon return. The key in each entry is assumed to be the first byte.

```
PAMPAR ; SURROUTINE FOR THELE SEARCH
                       ENTRY: (A)=KEY
             00110 ;
                              (HL)=TABLE START
             AAH2A :
                              (OF)=| ENGTH OF EACH ENTRY IN BYTES
             OM TO ;
                              (C)=# OF ENTRIES IN TABLE
             翻40;
                                     SEARCH
                              rall.
             APH 50 :
                       EXIT: 2 FLAG SET IF FOUND, NOT SET IF NOT FOUND
             AMAA ;
                              (H) = MORTION OF MITCH IF FOUND
             第170:
                              (RC)=DERFENT # LEFT
             00189 j
                              (DE)=INCHANCED
              MH 9A :
              H2W :
                                                    CHANGE IN REASSEMELY
              AB210
                            ORG
                                    4H4H
4940
                                                    ; EC NOW HAS #
                                    Р. Й
              AMPOR STARTH LD
4999 ASM
                                                     :COMPARE A WITH (HL)
              00230 LOOP
4982 EDA1
                            CPI
                                                     : AN IF FOUND
                            JP.
                                    Z.FOLAD
4994 CP0E4A
              99240
                                                     HAT FND AND NOT FND
4997 E29F4A
                            .TP
                                    PO. NEND
              M0250
                                                     : CURRENT + LENGTH+1
              AACAA
                            ADD
                                    HL, DE
4999 19
                                                     ; CLERPENT +LENGTH
                            DEC
                                    4999 28
              99279
                                                    :TRY AGAIN
4<del>90</del>0 18F4
                            JR
                                    LOOP
              AA299
              88298 FOUND
                                                     ; ADJUST TO FOUND LOC
                            DEC
                                    HL
<del>490E</del> 28
                                                     ; RETURN
                            RFT
##F (3)
              细细籽心
                            FMD
MRMA
99900 TOTAL ERRORS
FD
        490F
FILM
        44
M
        444
SEARCH 4A66
```

Ordered Tables

Tables may be ordered in many different ways. The order may be ascending as in the sequence 1,3,5,6,7,10, . . . or descending as in the sequence 101,99,97,5,1,0. The keys used for ordering may be one byte or larger straight numeric values, or ASCII text strings. Tables that are ordered invariably require that new data must be merged into the existing order, existing entries deleted or modified, or that the entries

should be resorted. There have been literally thousands of books and articles written about the problems and approaches of sorting (ordering data), searching (finding data), and merging (merging in new data), and we may not cover all of it in this chapter. We will present *one* of the approaches to ordering data in a *list* of items, the *bubble sort*. Becoming familiar with the 16,387 other methods will be left up to the reader as an exercise.

The bubble sort orders data by comparing each entry in a list with the next entry of the list. If the next entry is a lower value, then the two entries are swapped. The next entry is then compared, and so on, until the end of the list is reached. If there has been at least one set of items swapped during the search of the list, then another pass is made, starting from the beginning. Passes continue until there have been no swaps made during the last pass, signifying that the list has been ordered. The code for the sort takes advantage of the indexing capability to swap the items, and is shown below.

	90100 ; BUBBLE	SORT		
	99110 ;			
400	00 120	ORG	4 100H	
4989 DD21284A	99139 LOOP	LD	IX, TABLE	; TABLE START
4904 969F	99 159	LD	B, 15	; NO OF LINES
4946 DEDB	96169	LD	0.0	; CHINNE FLAG
4998 DO7E99	99178 LOOP1	LD	A (IX)	; GET ENTRY
4996 DUBERT	99189	CP	(IX+1)	;TEST NEXT
ARRE CALFAA	99185	JP	Z, NOSHIP	; GO IF EQUAL
4911 DAIF4A	M199	JP	C. NOSHEP	; OD IF NEXT LARGER
4914 DD4E9 <u>1</u>	96299	LD	C, (IX+1)	; GET NEXT TO C
4917 DD7791	99219	<u>LD</u>	(IX+1),A	, STORE CURRENT
491A DD7100	99229	LD	(IX), C	; STORE NEXT
ALD EN	90 278	<u>L</u> D	C, 1	; SET CHANGE FLAG
496F DD23	00280 NOSWAP	INC	IX	; POINT TO NEXT
4921 19E5	00290	MWZ	L00P1	; DECREMENT LN CNT
4923 CB41	99399	BIT	9, C	; Test charge
4825 C2884A	99 319	JP	NZ, LOOP	; GO IF CHENCE
4928 C3284A	99329 LOOP2	JP	L00 P 2	; DONE HERE
4A2B	88325 TABLE	EQU	**	; PUT 16 ITEMS HERE

Assemble and load the program using T-BUG, or key in the program using T-BUG. TABLE can be filled with any number of data items that the reader desires, in any order. When a breakpoint at LOOP2 is reached, the table will have been reordered so that it is in ascending order, and the bubbles will have done an effective job in cleaning some of that RAM memory area. The reader may wish to breakpoint at the JP NZ,LOOP before LOOP2 to investigate the intermediate sorting after each pass. Use an "F" command and a "G" after looking at the table data, if breakpointing.

For another display of the bubble sort, use the program below. First use the M command in T-BUG to fill screen memory locations 3C20, 3C60, 3CA0, 3CE0, 3D20, 3D60 . . . 3FE0 with alphabetic or other characters in random order. A suggested sequence is shown in Table 9-1. You will see the characters appear in the middle of the screen as you fill them in. Now run the program, and you will see a literal graphic display of the bubble sort implementation.

	POLOO ; BUBBLE	SORT TO	DISPLAY	
	00110 ;			
499	99129	ORG	4A00H	
4999 DD212930	00130 LOOP	LD	IX, 30 90 H÷32	FIRST LINE, MIDDLE
484 11466	96149	LD	DE, 64	;LINE INCREMENT
4997 860F	661 50	LD	B, 1 5	; NO OF LINES
4980 OE00	00 150	LD	0.0	; CHANGE FLAG
4986 DD7E86	00170 LOOP1	LD	A, (IX)	GET ENTRY
ARE DOREAD	661 89	CP .	(IX+64)	; TEST NEXT
4PII CRZB4A	99185	JP	2. NOSWIP	:GO IF EQUAL
4914 DAZBAA	99199	JP	C, MOSWAP	GO IF NEXT LARGER

4917 DM	E40	60 200	LD .	C, (IX+64)	;GET NEXT TO C
461A DD7	740	8821 9	<u>L</u> D	(IX+64), A	;STORE CURRENT
491D D07	100	96220	LD	(IX),C	;STORE NEXT
4120 210	90 0	90 230	LD	HL8	; DELAY
492 3 23		00240 LOOPD	IK	H.	
4924 CB7	C	<i>00250</i>	BIT	7.8	; TEST FOR COUNTDOWN
4926 CH2	34A	M260	JP	Z, LOOPD	; GO FOR DELAY
4429 6E0	<u> </u>	99 270	LD	0.1	; SET CHANGE FLAG
4828 DM	9	00288 NOSWAP	ADD	IX.DE	POINT TO NEXT LN
4920 100	C	22 298	DJNZ	L00P1	; DECREMENT LN CNT
462F CB4	1	99399	BIT	9, C	; TEST CHANCE
481 C28	94A	99319	JP	NZ. LOOP	; GO IF CHANGE
4834 (33	144A	99320 LOOP2	JP	L00 P 2	; DONE HERE
000 0		99 339	D#P		
###### TO	ITAL E	RRORS			
LOP2	4A]4				
LOOPD	411 23				
MGARP	492B				
LOOP1	4888				
LOOP	4109				

Table 9-1. Bubble Sort Sample Data

Display Memory Location	Contents
3C20 H	46H
3C60	45
3CA0	44
3CE0	43
3D20	42
3D60	41
3DA0	39
3DEO	38
3E20	37
3E6O	36
3EA0	35
3EEO	34
3F20	33
3F60	32
3FA0	31
3FE0	30

CHAPTER 10

I/O Operations

In this chapter we will rush in where many programmers fear to tread and describe some simple I/O operations in the TRS-80. I/O programming is intimately tied to the hardware configuration of a system, and for that reason some people are somewhat afraid of it, but we hope that the reader will find at the end of the chapter that it is really not that difficult. To lay the groundwork to discuss I/O programming we will review the memory and I/O mapping of the TRS-80. Then we will discuss the keyboard, display, cassette, and real-world applications, such as controlling the lawn sprinklers or your electric toothbrush.

Memory Versus I/O

In the first part of the book we talked somewhat about the architecture of the TRS-80. We mentioned that the TRS-80 has 64K or 65,536 bytes of memory available to it and explained how the memory was broken down into ROM, dedicated I/O addresses, and RAM as shown in Figure 10-1. The area that we will be considering in this chapter will be the central area of the figure, the dedicated I/O addresses, together with 256 I/O ports.

Let us expand that dedicated I/O address area and see what I/O devices are involved. Figure 10-2 shows that most of the area is devoted to display memory. Anytime that locations 3C00H through 3FFFH are addressed we are communicating with display memory, and that memory looks very similar to




Fig. 10-1. Memory mapping with I/O addresses.

other RAM. We have been using display memory for many of the programs in previous chapters, and the reader should be very familiar with display memory at this point.

The section of dedicated memory from 3800H through 3BFFH is devoted to *keyboard addressing*. In this area memory does not exist, as it does for the display. When a location in this area is addressed, the keys of the TRS-80 keyboard are actually addressed. Addressing location 3801H addresses





Fig. 10-2. Dedicated memory addresses.

the first row of keys, from "@" to "G", addressing location 3802H addresses the second row of keys from "H" to "O," and so forth, as shown in Figure 10-3. It turns out that there are eight addresses that address the keyboard, and they are 3801H, 3802H, 3804H, 3808H, 3810H, 3820H, 3840H, and 3880H. Every time a load is performed with one of these addresses 8 bits from the columns are loaded into the cpu register, as shown in Figure 10-3. These bits represent keys being pressed (1 bit) or not pressed (0 bit). We will discuss keyboard I/O a little later.



EXAMPLE: IF "S" IS PRESSED INPUT BYTE WILL BE 08H FOR ADDRESSING LOCATION 3804H. ALL OTHER INPUTS WILL YIELD 00H FOR INPUT BYTE.

Fig. 10-3. Keyboard addressing.

The remaining area of the dedicated memory addresses are used for such things as the line printer, floppy disc controller, and cassette select. Most of this area is reserved for future use (3000H through 37DDH). Addressing locations in the addresses above 37DDH enable communications with appropriate I/O devices. Loading a register from "memory" location 37E8H, for example, actually loads the register with eight bits of status for the system line printer, if one is attached. The status is a byte that is transmitted by the line printer that indicates whether the line printer is ready for the next character, whether it is on-line, and whether it has enough paper. Storing a register to location 37E8H actually transmits a byte of data, assumed to be an ASCII character, to the line printer for printing, in exactly the way a character is sent to a normal memory location to be stored.

For all intents and purposes, then, there is no practical difference in addressing a memory location in RAM or display memory and addressing an I/O device, as long as the I/O device is connected in such a manner as to look for that address and respond in the same manner that a memory location would respond.




Fig. 10-4. I/O instruction format.

The general form of the I/O instruction is shown in Figure 10-4. There are several other formats, but we will be using these two in the rest of this chapter. The second byte of the instruction is the port address of 0 through 255. When an OUT instruction is executed, 8 bits of data from the A register are sent out to the system along with a signal that says "here is an I/O address" and the actual 8 bits of the port address itself. In a large system there could be many devices attached to the system bus (collection of data, address, and control signals), and they would all be continually looking for the I/O signal, their unique address (one of the 256), and the data to be received (or sent). See Figure 10-5.

In most configurations of the TRS-80, the only device that is attached in this port fashion is the cassette recorder. Logic on the cpu board is continually looking for port address FFH and the I/O signal indicating that an I/O instruction is being executed. If the instruction is an input (IN), the cassette




Fig. 10-5. I/O ports and port addressing.

logic will send a byte of data to the A register. Seven of those bits will be zeros, with only the most significant bit being active. If the instruction is an output (OUT), the contents of the A register will be sent to the cassette logic. Only the four least significant bits will cause actions in the logic.

The TRS-80 is expandable so that additional ports can be used by external devices, as long as the port addresses do not conflict with FFH or other port addresses used by TRS-80 devices. Since there are 256 total port addresses, however, there is a great deal of room for expansion, and conceivably the TRS-80 could be used to control dozens of functions such as home heating and lighting, burglar alarms, and others limited only by the user's imagination (and bank account).

Keyboard Decoding

Refer back to Figure 10-3. The keyboard is set up in eight rows and eight columns as shown in the figure. If a key is pressed, then the corresponding bit for that column becomes a one, and if the associated row address is read by a load instruction, then the column byte that is loaded will contain a one bit for the column of the key. As the program knows which row of the eight is being addressed when the one bit appears, it knows the key junction from the row and column. This type of I/O operation is called matrix decoding as the keyboard forms an eight-by-eight matrix.

The following program continually scans the keyboard and waits for a one bit to appear for the first and second rows (characters @, A through 0). When a one does appear, the row and column is computed to give an index of 0 through 15. This index is then used to look up the corresponding character in a sixteen-byte look-up table. The character is then printed on the screen.

	99199 ; KEYBOA	RD SCAN	ROUTINE FOR FIRS	T TWO ROWS
	00110 ;			
4990	00 120	ORG	4 1100H	
4990 0E00	00130 KEY5CN	LD	C, V	;FOR FIRST ROW
4 00 2 3 00 138	<i>6</i> 0140	LD	A. (384H)	;1ST ROW ADDRESS
4965 87	201 50	OR:	A	; TEST ZERO OR NON-ZERO
4996 C2124A	<i>99169</i>	JP	NZ, KEY10	; GO IF KEY PRESSED
4969 396238	<i>9</i> 9179	<u>LD</u>	Ĥ, (3802H)	; 2ND ROW ADDRESS
490 0 B7	99189	0R	A	; TEST ZERO OR NON-ZERO

```
4990 CR994A
             99199
                          JP
                                  Z KEYSON
                                                 ⇒GO IF NO KEY
4110 EEE
             80200
                          LD
                                  0.8
                                                 ;FOR 2ND ROW
4812 86FF
             88210 KEY10
                          LD
                                  B. OFFH
                                                 ; INDEX
4M14 04
             88228 KEY28
                                  Ð
                          INC
                                                 ; DECREMENT INDEX
4915 CROF
             98238
                          SRL
                                  A
                                                 ; SHIFT TIL ZERO
4617 C2144A
             66246
                          JP
                                  NZ, KEY20
                                                 ; GO IF NOT ZERO
4818 78
             BB250
                          LD
                                  A, 8
                                                 ;GET # 0-7
AMB 81
             002AA
                          ADD
                                  h, C
                                                 ;ADD ROW #
400年
             9927A
                          LD 
                                 .C. A
                                                 ; INDEX 0-45 TO C
4FLD 0600
             ##28#
                          LD
                                  8,0
                                                 ; ZERO B FOR ADDR
4MIF 21344A
             ИИ29И
                          1 1)
                                  HL, TABLE
                                                TABLE OF CHARACTERS
422 的
             000 HB
                          ADD
                                  HL, BC
                                                ; COMPUTE DISPLACEMENT
4923 7E
             00310
                          LD
                                  A (HL)
                                                 ;GET CHARACTER
4924 322973F
             00320
                          LD
                                  (3000H+512+32), A ; DISPLAY
4927 GEBA
                                  C. 10
             99739
                          LD
4929 0600
             99340 LOOP
                          LD
                                  ₽, ₽
                                                ; DELRY ABOUT 17 MILLISEC
400 10FE
             89358 LOOP1 DJNZ
                                 LOOP1
4<del>92</del>0 80
             MRKA
                          DEC
                                  ſ.
482E C2294A
             66379
                          JP
                                  NZ, LOOP
4831 C3604A
             99389
                          JP
                                  KEY5CH
                                                ; OU FOR NEXT KEY
4934 48
             99399 TABLE
                          DEFM
                                  'EMECDEFGHIJKLMW'
485 41
             4836 42
                          4H37 43.
                                       4938 44
                                                     4A39 45
                                                                  4H7H 46
   4A38 47
                             4<u>93</u>0 49
               4A3C 48
                                           483E 4A
                                                         4A7F 4R
                                                                      4949 4
Ū
       4941 40
                    4842 4F
                                  4943 4F
                                               ийий
                                                             1914019
                                                                          ΕŅ
Ď
BANGO TOTAL ERRORS
LOOP1
       482B
LMP
       4929
THELE 4934
KEY20
       4114
XEY10
       4912
XEYSON 4999
```

The A register is loaded with the contents of row 1 by addressing 3801H. If this is zero, the next row, 3802H, is addressed. If either row has at least one bit, the rest of the

program is executed, otherwise the program loops back to KEYSCN to scan the rows again. If a one bit has been detected, the C register holds either 0 for row one or 8 for row 2. The A register holds the column bit corresponding to the key column. As this is a power of two (80H, 40H, 20H, 10H, 8H, 4H, 2H, or 1H) it must be converted to a number representing the column of 0 through 7. This is done by shifting A until it becomes zero, and keeping a count of the number of shifts. 80H will require 7 shifts, for example, before A becomes 0. At the end of the shifting B holds the column number. This is added to the row number of 0 or 8 to produce an index of 0 through 15. This index is then added to the address of TABLE to point to the corresponding character in the table. This character is picked up and displayed on the center of the screen. LOOP is a timing loop to debounce the key so that the program does not loop back to the same key depression and output a spurious character (the same character twice or a number of times).

Although this program works only with the first two rows of keys, the reader can see how it can be expanded to work with *all* keys on the keyboard, and he will find a similar program in Level I or II BASIC.

Display Programming

We have used programs that output both ASCII and graphics characters to the screen, but have not discussed the graphics capabilities of the TRS-80 in any detail. The display memory is similar to normal RAM memory, except that each address of the 1024 bytes of display memory is made up of seven instead of eight bits, as shown in Figure 10-6. As the reader knows from his BASIC experiences, the display can display upper case alphanumeric and special characters or graphics characters, intermixed in any combination. The most significant bit of the 7-bit display memory is used to mark a graphics character. If this bit is a zero, then the remaining six bits define an alphanumeric or special character. If the most significant bit is a one, then the other six bits define a graphics character. The ASCII codes for alphanumeric and special characters are defined in the Editor/Assembler manual or the TRS-80 BASIC manual.

The graphics codes define a six-element graphics character that occupies one character position on the screen. As there are 1024 character positions (64 characters per line and 16 lines), there are 6144 graphics elements on the screen, ar-

ranged in a 128 by 48 matrix. The question arises of how one sets or resets a single element. There is no corresponding assembly-language SET or RESET command as there is in BASIC.




Fig. 10-6. Display memory format.

The following code attempts to solve the problem of converting an x,y coordinate into the proper bit position in the graphics memory cell. There are three entry points in the routine. The first entry point sets the pixel (element) corresponding to the given x,y (horizontal, vertical) position. The second entry point resets the pixel corresponding to the given x,y position, and the third entry point tests the current on/off status of the pixel, returning the zero/non-zero status in the zero flag. The three entry points of SET, RESET, and TEST all converge to a common location at TEST10. The store at TEST10 stores the second byte or a SET, RES, or BIT instruction at location INST+1. The first byte of all three instructions are the same, a CBH. The second byte is complete except for a three-bit field defining the bit to be set, reset, or tested. This will be calculated in the main body of the routine. along with the location in screen memory to be used, which will be put into HL. All three instructions use HL as a register pointer. See Figure 10-7.

The main body of the code converts an x,y location into a screen memory location and bit position. The bit position is merged into INST+1 to set the proper field. The memory location is retained in HL for the instruction. The actual algorithm works like this: The y position of 0-47 is converted to a line number by dividing by 3 to give 0 through 15. The remainder is saved. The x position is divided by 2 to give the character position along the line. We now have a line number of 0 through 15 and a character position of 0 through 63. If the line number is multiplied by 64 and the character position added to it, we will have the byte displacement from the start of screen memory, as shown in Figure 10-8. The actual location can then be found by adding 3C00H, the start of display memory.

The only remaining task is to find the bit position of the pixel to be set, reset, or tested. This is given by the remainder of the Y/3 operation times 2 plus the remainder of the X/2 operation. This value is stored in the bit position field of the instruction at INST+1. As a last step, bit 7 is set to ensure that all character positions processed will be graphics characters.

The code for this problem is somewhat complex and it may help the reader to "play computer" by actually using some values of x and y and working through the routine to find





Fig. 10-7. Modifying instructions.



- 5. BYTE DISPLACEMENT FROM START OF SCREEN MEMORY = (LINE #) *64 + CHARACTER POSITION
- 6. ACTUAL LOCATION IN MEMORY = (LINE #) *64 + CHARACTER POSITION + 3COOH
- 7. BIT POSITION WITHIN GRAPHICS CHARACTER = (ROW #) *2 + COLUMN NUMBER

Fig. 10-8. Screen coordinate algorithm.

out how it works. An interesting point is that the instruction at INST has been treated as another piece of data to be processed and modified. It is not a good practice to do this in some types of programming (for example, where interrupts are involved), but it is perfectly permissible in many standalone programs of this type.

```
90100; SUBROUTINE TO CONVERT SCREEN COORDINATES
AM10 ;
         ENTRY: (DE)=Y, X COORDINATES OF POINT
00120 j
                    X=0 TO 127; Y=0 TO 47
00130 ;
               CALL
                      SET
                                ;SETS POINT
00140;
               CALL
                                RESETS POINT
                      RESET
                CALL
20150;
                      TEST
                                ; TESTS POINT RETURNS Z FLAG
60160 ; EXIT: (A THROUGH L)=DESTROYED
```

	98170 ;	Z FLI	AG SET IF TEST	
	991 89 ;			
4999	90190	ORG	4A00H	
4 100 0 3EC6	90090 SET	LD	A, 606H	; SET B, (HL) INSTRUCTION
4902 1866	99210	JR	TEST10	;60 to store
418 4 3E86	99220 RESET	LD	A. 86H	RES B. (HL) INSTRUCTION
4966 1802	00230	JR	TEST10	; GO TO STORE
49 6 8 3E46	00240 TEST	LD	A. 46H	BIT B, (HL) INSTRUCTION
4969 32304A	00250 TEST10	LD	(INST+1),A	STORE 2ND BYTE
4990 7H	00260 ADDRES	LD	A, D	GET Y
ARE OUT	99270	LD	B. OFFH	j - <u>1</u>
4910 04	99289 LOOP	INC	B	SUCCESIVE SUBS FOR DIV
4911 D603	H290	SUB	-3	; BY THREE
4913 F2184A	90300	JP	P, L00P	; GO IF NOT MINUS
4916 C683	<i>9</i> 9319	ADD	A, 3	; YQ IN B, YR IN A
4A18 CB27	90 329	SLA	A	; YR *2
4ALA 4F	<i>9</i> 9339	LD	C, A	; SAVE_YR+2
491B 68	00 340	LD	L.B	;YQ TO L
491C 26 00	00 350	LD	H, 0	; YQ IN HL
4H1E 0686	99369	LD	B, 6	CNT FOR MULTIPLY BY 64
4R20 29	00370 LOOP1	HDD)	HL/HL	;Y@ * 2
4921 19FD	99389	DJNZ	LOOPI	; GO IF NOT YΩ*64
4923 1666	99 399	LD	D, 0	; DE NOW HAS X
4925 CB3B	20 499	SRL	E	; XQ
4927 3001	004 <u>1</u> 0	JR	NC. CONT	;60 IF XR NE 1
				; C NOW HAS YR*2+XR
				; HL NOW HPS YQ+2+XQ
		LD	DE, 30 00H	;START OF DISPLAY
49ZE 19		ADD)	H.Æ	HL NOW HAS DISPLACE
492F CB21		SLA	C	;ALIGN TO FIELD
4931 CB21	994 70	SLA	C	
4933 CB21		SLA	_	
40 35 3 0 3049	69490	LD	A. (INST+1)	GET INSTRUCTION
48 38 81	99599	ADD	A, C	;SET FIELD

4939 32304F	99519	LD	(INST+1),A	; STORE
4ABC CB	00520 INST	DEFB	OCEH	; PERFORM BIT, SET, RES
4930 00	99539	DEFB	9	;WILL BE FILLED IN
ARKE COFFE	<i>99</i> 54 <i>0</i>	SET	7, (HL)	;FOR GRAPHICS
4 949 09	99559	RET		
<u> 1999</u>	99569	END		
eeee Total	. ERRORS			
CONT 4R	A			
LOOP1 4A2	Ø			
LOOP 4At	Ū			
ADDRES 4A	Ð			
INST 4H	XC			
TEST 4A	18			
RESET 4A	j 4			
TEST10 4H	H			
T 49	30			

Mysteries of the Cassette Revealed

The cassette of a one cassette system is controlled by three bits of a 4-bit *latch* in the cpu. The latch is simply another type of memory, which happens to be four bits wide instead of the usual eight. When the cassette is addressed by performing an OUT instruction to port address 0FFH, the cassette latch is loaded with four bits of data as shown in Figure 10-9.




Fig. 10-9. Cassette latch transfers.

The other four bits of data, bits 7 through 4 are discarded into the bit bucket on the floor near the TRS-80.

Bit number 3 of the latch controls the 32- and 64-character mode of the TRS-80. Outputting a one to this bit will set the display into 32 character mode; outputting a zero will reset the display into the normal 64-character mode.

LD A,8 ;BIT 3 IS SET
OUT OFFH,A ;SET 32-CHAR MODE

Bit number 2 of the cassette latch is the cassette motor on/off bit. Setting this bit by an OUT 0FFH will turn the cassette motor on, and resetting the bit will turn the cassette motor off. This action is produced by a *small* relay in the TRS-80 cpu, and it would be wise to quench all thoughts about controlling that four-ton air conditioner with this one small control device!

LD A,4 ;BIT 2 IS SET OUT OFFH,A ;SET MOTOR ON

Bits number 1 and 0 in the cassette latch are used to write data to the cassette tape. As you probably know from reading your TRS-80 Technical Reference Handbook, data on cassette is arranged serially, and everything is represented by a stream of bits. In the implementation on the TRS-80, cassette data is written by setting bit 0 of the cassette latch, then by setting





Fig. 10-10. Cassette data waveform.

bit 1 of the cassette latch, and then by resetting both bits. When this is done for both a *clock pulse* and *data pulse* the waveform appears as shown in Figure 10-10.

To illustrate how this works, let us write a program to record some music on cassette. It might be nice to try a little Bach or Beethoven, but perhaps we'll try something a little simpler. First of all, it is necessary to know how to produce any tone on the cassette. A simple tone has the appearance of the sine wave of Figure 10-11. We can produce a square wave on the cassette by turning the cassette output bits on and off rapidly as shown in the figure.

We know how to turn the cassette signal to the recording head on (01) and off (10), but what about the time delay to produce the tone? If we look in the Editor/Assembler Manual we find instruction times under "4MHZ E.T." This is the execution time in microseconds for a Z-80 microprocessor running at a clock frequency of 4 megahertz (4 million cycles



per second). The TRS-80 clock frequency is about 1.774 megahertz, so to get the actual execution times of TRS-80 instructions we must multiply the 4 MHZ E.T. by 2.26. Let us see how long a simple loop would take. If we have a value of 1 through 255 in the B register, then the simple loop

LOOP DJNZ LOOP LOOP HERE FOR 1 TO 255 TIMES

would take 3.25 microseconds (4 MHZ E.T.) * 2.255 * count in B, or 7.32 microseconds * count in B. This gives us a range of frequencies from about 535 Hz through 136,612 Hz. (The frequency of the tone can be found by dividing one by the time in microseconds, for example, 500 microseconds would produce a tone of 1/500E-06 or 2000 Hz.)

As the complete cycle would be determined by a timing delay to turn the write head on one direction and off the other, the actual tones that could be produced are 267 Hz through

68,306 Hz. If we stay on the lower end of that range we should be able to get a nice range of notes.

The routine to play a note with a given value in B follows:

PLAYN	LD	C,(DURTN)	GET DURATION
CONT	LD	B,(FREQ)	GET FREQUENCY
	LD	A,1	
	OUT	(OFFH),A	;TURN ON 1/2 CYCLE
LOOP1	DJNZ	LOOP1	;DELAY FOR FREQUENCY
	LD	B,(FREQ)	GET FREQUENCY
	LD	A,2	
	OUT	(OFFH),A	;TURN ON OTHER 1/2 CYCLE
LOOP2	DJNZ	LOOP2	DELAY FOR FREQUENCY
	DEC	С	DECREMENT DURATION
	JP	NZ,CONT	CONTINUE IF NOT DONE

The additional count in C is used to adjust the length of time that the note plays. The value of D is related to the value of the frequency count to make all notes a quarter note duration, or approximately so (what did you expect, the New York Philharmonic?). The entire code required to play the TRS-80 concerto is given below. A table of delay values defines the duration and notes, and is terminated by a zero.

	99100 ; OPUS	I THE TR	5-89 CONCERTO	
	00110 ;			
4900	<i>8</i> 9 129	ORG	4 800H	
4900 DD213	34A 60130 START	LD	IX, TABLE	;START OF MUSIC TABLE
4964 DD4E0	9 90140 CONT1	LD	C, (IX)	; OURATION
4907 79	66156	LD	A, C	; MOVE TO A FOR TEST
4966 B7	98160	<u>I</u> F	A	; TEST FOR 0
4989 CA694)	9 99178 LOOP	JP	Z LOOP	; LOOP HERE ON DONE
499C DD4695	1 66180 CONT2	LD	B, (IX+1)	; GET DELAY COUNT
490F 3E01	MIN	LD	A.1	
AMII DIFF	90200	OUT	(OFFH), A	; TURN ON 1/2 CYCLE
4AL3 10FE	96219 LOGP1	DJNZ	LOOP1	; DELAY FOR FREQ
4HL5 DD4681	39220	LD	B. (IX+1)	GET DELAY AGAIN
4918 3E02	96230	LD	A.2	
4ALA D3FF	99240	OUT	(OFFH), A	; TURN ON OTHER 1/2 CYCLE
4910 19FE	99250 LOOP2	DJNZ	L00 P 2	; DELAY FOR FRED
AME Ø	99250 LOOP3	DEC	C	; DECREMENT DURATION
4A1F C29C4F	992 70	JP	NZ, CONT2	; GO IF NOT DONE

```
4822 M23
              99239
                            INC
                                     ĮΥ
                                                     ; POINT TO NEXT NOTE
4924 DD23
              90299
                                     ΙV
                            INC
4626 01FFFF
              99390
                            LD
                                     BC, -1
                                                     FINCREMENT VALUE
4929 213999
              99310
                            LD
                                     HLJ JOH
                                                     ; INITIAL DELAY VALUE
492C 99
                                                     FOELAY FOR INTERVAL
              99329 LOOP4
                            ADD
                                     HL, BC
4920 DR2C49
              99339
                            JP
                                     C. LOOP4
                                                     FETILEEN NOTES
#R30 C3044A
                            JP
              99349
                                     CONT1
                                                     CONTINUE
4933 A090
              00350 TABLE
                            DEFW
                                     30A0H
                                                     ; TABLE OF MOTES
4935 3FA2
              00360
                                                     ; EACH ENTRY IS MADE UP
                            DEFW
                                     OA23FH
4837 5CAC
              00370
                                     OAC5CH
                                                     ; OF TWO BYTES, FIRST
                            DEFW
4839 6090
              04380
                                                     BYTE IS DURATION OF
                            DEFM
                                     9060H
483B AM90
              網3第
                            DEFM
                                     90H0H
                                                     ; NOTE SECOND BYTE IS
493D 4090
              00400
                            DEFM
                                     90404
                                                     FREQUENCY VALUE
493F 7080
              99419
                            DEFM
                                     89794
4941 F090
              99429
                            DEFM
                                     90F0H
4943 50H2
              00430
                            DEFM
                                     0A25DH
4845 58AD
              99449
                            DEFM
                                     OADSEH
4947 6090
              00450
                            DEFN
                                     9060H
4949 E968
              00460
                            DEFM
                                     SPERH
494B 485F
              99470
                            DEFN
                                     5F48H
494D FF54
              00480
                            DEFM
                                     54FFH
494F 00
              99499
                            DEFB
                                     Ø
                                                      ; TERMINATOR
<del>99</del>00
                            END
              00500
BOOK TOTAL ERRORS
LMP4
       4120
LOOP3
      4FHF
L00P2
       4811
LOOP1
       4917
CONT2
       490°
LOOP
        4999
CONT1
       4994
TABLE
       4833
START
        4900
```

Real-World Interfacing

Is it possible to use the TRS-80 to control real-world events? An emphatic yes! But here's the catch. It does take some hardware. In this section, we will discuss how real-world control is done. We will be talking about some simple hardware, but you should find it interesting. (Just think about that TRS-80 controlled robot mowing the grass while you sleep in! But seriously...)

First of all, let us talk about what types of control can be provided to the external world with the TRS-80. Things externally are controlled by on/off conditions in a large number of cases. Such things as garage door openers, burglar alarms triggered by a switch being opened, sprinkler valves being turned on by a time switch—these are all events controlled by an on/off state. This class of functions can be controlled by discrete inputs and outputs to the TRS-80. One bit of an output or input can control or detect the operation, as only an on or off state is involved.

A second class of things in the external world are those events that are not controlled in binary fashion. The temperature of a room, windspeed, dampness of the soil, and lighting intensity are but a few items that have a range of values and cannot be represented by a single binary one or zero. These physical quantities require many bits to represent them, but they can be represented. There are many available devices that convert external world quantities into voltage, current, or resistance analogs that are then converted into binary form by an analog-to-digital converter. The resulting digital form, whether it is 8 bits or 24 can then be read into a computer such as a TRS-80 and processed.

Discrete Inputs

Suppose that we want to input a set of eight bits into the A register. These bits represent eight different discrete inputs that are either on or off. A good example would be a set of inputs from burglar alarm switches in eight rooms of a house. The bits are either a one (switch closed) or a zero (switch open), and we would like to read these eight inputs once a second or so to find out whether a switch that is normally closed is open, or a switch that is normally open is closed. How do we go about designing interface circuitry to do this, and what programming steps are required?

Earlier we discussed I/O ports. If we set up our burglar alarm inputs for a particular I/O port, then that port must have the following capability:

- 1. It must be able to recognize its address when it is sent over the system address lines.
- 2. It must be able to tell when an I/O instruction is being executed.




Fig. 10-12. Inputting external data.

3. It must be able to pass the eight bits of data to the cpu over the system data lines.

The circuitry for performing these tasks is shown in Figure 10-12. When signal RD* is active (this is the signal on pin 15 of the cpu or interface 40-pin connector), address lines A7 through A0 contain the port address from the IN instruction (address lines A7 through A0 are on various pins of the 40-pin connector). If, for example, we have defined the address of the port as 33H, executing an IN A, (33H) instruction would cause signal RD* to become active and simultaneously put 00110011 on address lines A7 through A0. The circuitry shown in the figure outputs a one for signal INPUT when both RD* and address 33H are present. This will only occur for the IN A, (33H) instruction. Signal INPUT allows the burglar alarm inputs to be gated (transmitted) from the eight lines onto the system data bus lines D7 through D0 (on various pins of the connector). During the execution of the IN A. (33H) the cpu will take the contents of the data bus and store it in the A register, completing the execution of the IN instruction. Now the data from the eight inputs can be processed, which might go something like this

```
LOOP IN A,(33H) ;GET INPUTS

XOR 0B3H ;TEST 7,5,4,1,0 ON;6,3,2 OFF

JP NZ,HELP ;GO IF BURGLAR

JP LOOP ;TRY AGAIN
```

As the entire input, test, and loop takes under 20 millionths of a second (!) the constraint of one test every second is indeed met. As a matter of fact, there is more than enough time to do all kinds of other processing or control applications and still meet the *poll* of the burglar alarms every second.

This implementation is one of the more simple real-world applications. However, an output of discrete values is not much more complicated. The signal decoded in this case is analogous to the IN* signal, and, strangely enough, is called OUT*. The output operation works as follows: When signal OUT* is active a port address is present on the address bus lines A7 through A0. If the port address matches the built-in address of the hardware, then there is data for the port on data lines D7 through D0. If this is the case, the data lines are written into a memory *latch* similar to that used for the cassette. When the data disappears (it is only present for a few microseconds), the latch will retain the bit configuration and transmit it to the outside world. This circuitry is shown in Figure 10-13.




Fig. 10-13. Outputting data to the external world.

Suppose we have a set of lawn sprinkler valves that must be turned on at certain times. Location TIME holds the time in increments of one minute. The time at 12:00 noon is represented by a count of 720 in the two-byte variable. To turn sprinklers 3 and 5 on at noon, the interface in Figure 10-13 is used, along with the code below.

```
LD
     HL,TIME
                GET CURRENT TIME IN MINUTES
LD
     BC,720
                HOON:
OR
     Α
                RESET CARRY
SBC
     HL.6C
                ;TEST FOR NOON
JΡ
     NZ,OTHER
                CONTINUE WITH OTHER PROCESSING
LD
     A,28H
                ;SPRINKLERS 3 AND 5
OUT
     (033H),A
                TURN THEM ON
```

Another method for implementing discrete input and outputs involves a memory-mapped approach similar to that used for the line printer and other devices. Here IN and OUT instructions are not used, but the external logic is treated as

memory locations and loads and stores are used instead. This is also a valid approach but requires slightly different implementation. The problem of reading in other than discrete inputs or of outputting other than discrete bit patterns is similar to the methods described previously. The major consideration in this case is the conversion between analog values and digital 8-bit values required. The logic required for reading or writing the digital values between the cpu registers and the I/O port, however, is exactly the same as described above.

We hope that these very simple examples will give you some insight into the nature of external-world interfacing. With a little bit of external logic, the TRS-80 can indeed be used to control any number of things around the home or in industry, and with assembly-language programming, this control can be fast indeed.

CHAPTER 11

Common Subroutines

The subroutines presented in this section are the "common" subroutines described elsewhere in the book. Many of them are used continually in larger programs, and they are given here so that the reader may incorporate them into his own programs if he desires. All of them are *subroutines* and must be CALLed from the reader's code. All are assembled at 4A00H, and must be reassembled by incorporating the source code into the reader's source code, or by separate reassembly with a new *ORiGin*. A brief description of each routine is given below, with the assembly following.

FILL Subroutine

The FILL subroutine is used to fill a block of memory with a given 8-bit value. FILL could be used, for example, to zero a buffer, or to fill the video display area with blank characters. On entry, the D register contains the character to be filled, HL points to the start of the fill area, and BC contains the number of bytes to fill, 1 through 65535. An entry with BC=0 is treated as 65536 bytes to fill. On exit HL points to the last byte filled plus one, D is unchanged, and A and BC are zeroed.

99100 ; SUBROUTINE TO FILL DATA IN MEMORY 99110 ; ENTRY:(D)=DATA TO BE FILLED 99120 ; (HL)=START OF FILL AREA 99130 ; (BC)=# OF BYTES TO FILL

	M 140;	CALL	FILL	
	触级; EXI	T: (D)=5	HE	
	M160 ;	(胜)=	END OF FILL+1	
	99170 ;	(BC)=	ŧ	
	8129 ;	(A)=0)	
	991 50 ;			
4999	90299	OKG	490 0 H	
4999 72	96219 FILL	Ш	(HL),D	STORE BYTE
4991 23	96229	IN	H.	: PUMP POINTER
##2 #B	<i>9</i> 623 <i>0</i>	MEC	BC.	; ADJUST COUNT
490 3 78	86240	LD	A, B	GET ITS OF COUNT
494 Bi	90250	OR	C	; MERGE LS COUNT
495 28F9	60268	JR	NZ.FILL	CONTINUE IF DONE
487 C	88 278	RET		RETURN IF DONE
	96286	END)		
99900 TOTAL E	RRORS			
FILL 4 1980				

MOVE Subroutine

The MOVE subroutine is used to move one block of memory to another area in memory. The blocks may be overlapping without conflict; the program is "smart" enough to calculate the direction of the move based on the type of overlap. On entry HL, DE, and BC are set up as in the block move instructions—HL points to the source block, DE points to the destination block, and BC holds the number of bytes to move. On exit, HL and DE point either to the block areas plus one, or to the block areas minus one, based on the direction of the move. BC contains zero.

```
00100 ; SUBROUTINE TO MOVE MEMORY
00110 ; ENTRY:(HL)=SOURCE START
00120 ; (DE)=DESTINATION START
00130 ; (DC)=# OF BYTES TO MOVE
00140 ; EXIT:(HL)=SOURCE AREA+1
00150 ; (DE)=DEST AREA+1
00160 ; (BC)=0
```

400	00180	ORG	4A99H	; CHANGE ON REASSEMBLY
4900 E5	99199 MOVE	PUSH	HL	; SAVE_SOURCE_PATR
4991 87	<i>0</i> 0200	OR	A	; CLEAR CARRY
4A62 ED52	99210	SBC	HL, Œ	; SOURCE-DEST_PNTRS
4904 E1	<i>0</i> 0220	POP	HL.	; restore pntr
4965 DA9C4A	9 9 239	JP	C. MOV10	;60 IF MOVE BACK
4968 ED80	99249	LDIR		; MOVE FORWARD
4 000 1998	00250	JR	MOV20	; GO TO RETURN
4ACC 89	00260 MOV10	ADD	HL, BC	;POINT TO END+1
4AD 28	99 270	DEC	H	; POINT TO END
₩E EB	00 280	EΧ	Œ, HL	; SAPP
490F 09	90290	ADD	HL, BC	;POINT TO END+1
4A10 2B	80300	ŒC	H.	POINT TO END
4A11 EB	20 110	EX	ή	; SWAP BACK
4A12 ED68	80 320	LDDR		; MOVE BACK
4A14 C9	00330 MOV20	RET		; RETURN
200 0	99 349	END		
00000 TOTAL I	EKKORS			
NOV20 4814				
10110 4ADC				
IDVE 4999				

MULADD Subroutine

MULADD is a subroutine to perform multiple-precision adds. Two multiple-precision operands from one to 256 bytes in length are added to each other, and the result is put into the destination operand. The source operand remains unchanged. The operands are located anywhere in memory desired, with the data arranged most significant byte through least significant byte from low memory through high memory. On entry the IX register points to the first byte (most significant) of the destination operand and IY points to the first byte (most significant) of the source operand. Both operands are treated as the same length. The B register contains the number of bytes in each operand from 1 through 255. An entry of B=0 is treated as a length of 256 bytes. On exit, the destination operand contains the result of the add. IX and IY are un-

changed. The B register is zeroed, and the A register is destroyed.

	00100 ; SUBRO	JTINE TO	DO MULTIPLE-PI	ÆCISION ADDS
	99110; EN	TRY:(IX):	POINTS TO MS E	SYTE OF DESTINATION
	9420 ;	(IY):	=POINTS TO MS (BYTE OF SOURCE
	991 30 ;	(E)=	F OF BYTES IN (PERANDS
	86 146 ;	CALL	MILAW	
	99159 ;	(RETL	rn)	
	00160 ; EX	[T:(IX)=	AICHANGED	
	00170 ;	([Y])=[AICHANGED	
	20180 ;	(A)=DE	STROYED	
	00190 ;	(B)=0		
	2020 0 ;			
490	00210	ORG	4 <u>900</u> H	; CHANGE ON REASSEMBLY
4 00 0 D5	60220 MULADO	PUSH	Œ	; SAVE DE
4001 58	00230	LÐ	E, B	;#BYTES TO E
4962 1666	<i>9</i> 9240	LD	D, 0	; DE NOW HAS #
4994 1B	00250	DEC	Œ	; DE NOW HAS #-1
4A05 DD19	90260	ADD	IX,DE	; POINT TO LS BYTE
4A07 FD19	00270	ADD	IY, DE	; POINT TO LS BYTE
4989 D1	96289	POP	Œ	; RESTORE ORIGINAL
490A AF	99299	XOR	A	; reset carry
490B DD7E00	00300 LOOP	LD	A, (IX)	GET DESTINATION
490E FDSE00	90 310	ADC	A, (IY)	; ADD SOURCE
4A11 007700	99 320	LD	(IX),A	STORE RESULT
4A14 1891	90330	DJNZ	LOOP1	GO IF NOT DONE
4A16 C9	99349	RET		; RETURN
4A17 D02B	90350 LOOP1	DEC	IX	; PNT TO NEXT HIGHER
4A19 FD28	00360	DEC	ΙΥ	; PNT TO NEXT HIGHER
4ALB C30B4A	90370	JP	LOOP	; CONTINUE
100 0	00380	END		
000000 TOTAL E	RRORS			
L00P1 4A17				
LOOP 4906				
ALSUB 4800				

MULSUB Subroutine

The MULSUB subroutine performs multiple-precision subtracts. Two multiple-precision operands from one byte to 256 bytes in length are subtracted from each other, and the result is put into the destination operand memory locations. The source operand remains unchanged. The operands are located anywhere in memory desired, with the data arranged most significant byte through least significant byte from low memory through high memory. On entry the IX register points to the first byte (most significant) of the destination operand and IY points to the first byte (most significant) of the source operand. Both operands are treated as the same length. The B register contains the number of bytes in each operand from 1 through 255. An entry of B=0 is treated as a length of 256 bytes. On exit, the destination operand contains the result of the subtract. IX and IY are unchanged. The B register is zeroed, and the A register is destroyed.

	00100 ; SUBROU	TINE TO	DO MULTIPLE-PREC	CISION SUBTRACTS
	00110; ENT	RY:(IX)=	₽OINTS TO MS BYT	TE OF DESTINATION
	00 120 ;	([Y)=	POINTS TO MS BY	TE OF SOURCE
	99 130 ;	(B)=#	OF BYTES IN OPE	ERANDS
	861 40 ;	CALL	MLSUB	
	19 159 ;	(RETU	RN)	
	00160; EXI	7:(IX)=(NCHRIGED	
	00170 ;	([Y])=(NCHWED)	
	00180 ;	(A)=DE	STROYED	
	191 30 ;	(B)=Ø		
	00200 j			
490	00210	ORG	4A99H	; CHANGE ON REASSEMBLY
4900 D5	00220 MULSUB	PUSH	Œ	; SAVE DE
4961 58	00230	LD	E, B	;#8YTES TO E
4902 1600	00240	LD	D, g	;DE NOW HAS #
4864 1B	86256	DEC	Æ	; DE NON HAS #-1
495 DD19	80 260	AM	IX.Æ	; POINT TO LS BYTE
4997 FD19	60 270	ADD	IY,Œ	POINT TO LS BYTE
4969 M	@ 280	POP	Æ	; RESTORE ORIGINAL
499A AF	86298	XOR	â	; RESET CARRY
4908 DD7E00	00000 LOOP	LD	A, (IX)	; GET DESTINATION

48E FDE00 06310	SBC	A, (IY)	; SUBTRACT SOURCE
4911 DD7700 00320	LD	(IX),A	;STORE RESULT
4814 1991 99339	MKZ	L00P1	; GO IF NOT DONE
4916 C9 99340	RET		; RETURN
4917 DD28 00350	LOOP1 DEC	IV IA	;PNT TO NEXT HIGHER
4A19 FD2B 66368	DEC	17	; PNT TO NEXT HIGHER
4918 C3984A 00370	JP	LOOP	; CONTINUE
99389 99389	END		
86600 TOTAL ERRORS			
LOOP1 4917			
L00P 4990			
MLSUB 4999			

CMPARE Subroutine

The CMPARE subroutine compares two 8-bit operands in true algebraic fashion, that is, a -5 is less than a -1, and so forth. Three return points must be provided by the user after the CALL to CMPARE. Each return point must have a jump instruction of three bytes. The first return point is the return made when the A operand is less than the B operand. The second return point is the return made when the two operands are equal. The third return point is the return made when operand A is greater than operand B. By putting in jumps to the same areas, any combination of equalities may be constructed. For example, if the three return points have

```
JP ONE ;JUMP TO ONE ON LESS THAN
JP ONE ;JUMP TO ONE ON EQUAL
JP TWO ;JUMP TO TWO ON GREATER THAN
```

a jump will be made to location "ONE" if A is less than or equal to B, and a jump to location "TWO" will be made if A is greater than B.

On entry, the A register contains the first operand, and the B register contains the second. On exit, the return point is based on the comparison of A to B. A remains unchanged along with B, and the HL register is destroyed.

```
00000 TOTAL ERRORS
OREATR 4A11
LESST 4A13
DIFFER 4A15
```

	00100 ; SUBROL	ITINE TO	COMPARE TWO 8-8:	IT SIGNED OPERANDS
	00110 ; EN	[RY:(A)=(OPERAND 1	
	00 120 ;	(₿)=	OPERAND 2	
	99130 ;	CALL	CAPARE	; CALL SR
	90140 ;	(RTN	FOR A LT B)	; PUT JP LESST HERE
	80 150 ;	(RRT)	¥ FOR A=B)	; PUT JP EQUAL HERE
	00160 ;	(RTN	FOR A GT B)	; PUT JP GREATR HERE
	00170; EXI	[T: (A)=(NCHANGED	
	991 89 ;	(₿)=	NCHANGED	
	06190 j	(HL):	=DESTROYED	
	90200 j			
4900	00210	ORG	4A00H	; CHANGE ON REASSEMBLY
4 90 0 E1	99229 CHPARE	POP	HL	GET RTN ADDRESS
###1 D5	₩230	PUSH	DE	; SAVE DE
4802 110309	86240	<u>LD</u>	DE, 3	; HODRESS INCREMENT
4 10 5 B8	<i>00</i> 250	CP		COMPARE A:B
4996 2899	<i>00260</i>	JR	Z, EQUAL	; GO IF EQUAL
490 8 F5	96279	PUSH	F	; SAVE FLAGS
4969 A8	00280	XOR	B	;TEST SIGN BITS
4 98 A 17	96290	RLA		XOR TO C
496B DAL54A	<i>0</i> 0300	JP	C, DIFFER	;60 IF DIFFERENT SIGNS
ARE FI	99319	POP	AF .	RESTORE FLAGS
490 F 3892	00 320	JR	C, LESST	;GO IF A LT B
4911 19	60330 GREATR	ADD	HL, DE	;BUMP RTN BY 3
4A12 19	00340 EQUAL	ADD	HL, DE	;BUMP RTN BY 3
4913 201	00350 LESST	POP	DE	; RESTORE DE
4114 E9	00360	JP	(HL)	;RTN TO 0,3,6
	00370 DIFFER			RESTORE FLAGS
4916 DA114A	90389	JP	C. GREATR	;GO IF A GT B
4919 03134A			LESST	;A LT B
	00400	END		
EQUAL 4R12				
CAPARE 4AGG	М	111.16	Subroutine	

MUL16 Subroutine

The MUL16 multiplies an unsigned 16-bit number in the DE register by an unsigned 8-bit number in the B register,

putting the result in the HL register. As the numbers are unsigned, DE may hold from 0 through 65535 and B may hold from 0 through 255. Overflow may result if the product is too large to be held in 16 bits. There is no check on overflow. On entry, DE contains the 16-bit multiplicand and B contains the 8-bit multiplier. On exit, HL contains the 16-bit product, DE is destroyed, and B contains 0.

```
BANGA ; SURROUTINE TO MILTIPLY 16 BY 8
              99110 ;
                       ENTRY: (DE)=HULTIPLICAND, UNSIGNED
              8612A ;
                              (B)=MULTIPLIER UNSIGNED
              AMT WAI
                              CALL MUL16
              66149;
                       EXIT: (HL)=PRODUCT
              99150;
                              (DE)=DESTROYED
              00160 j
                              (B)=0
              BH170;
444
              am aa
                            ORG
                                    4960H
                                                    ; CHANGE ON REASSEMBLY
4899 219999A
              00190 MUL16
                                    HL.0
                                                    CLEAR PARTIAL PRODUCT
                            LD
4993 CB38
              00200 LOOP
                                                    SHIFT OUT MIER BIT
                            SRL
                                    В
4995 3981
              99219
                            JP
                                                    ; GO IF NO CHRRY (1 BIT)
                                    MC. CONT
4997 19
              84229
                            ADD
                                    HL Œ
                                                     ; ADD MULTIPLICAND
4999 C8
              AMPERA CONT
                                    Z
                                                    : 60 IF M'IER
                            RET
4999 FR
              99249
                            EΧ
                                    DE.HL
                                                    ; MULTIPLICAND TO HL
4999 29
              AR25A
                                                     ; SHIFT MULTIPLICAND
                            ADD
                                    批批
499B EB
                            ΕX
                                    DEHL
                                                     ; SWAP BACK
              MP/AA
4ARC C3834A
              60270
                            JP
                                    LOOP
                                                     CONTINUE
AA/AA
                            END
BROOF TOTAL ERRORS
CHI
        4468
[MP
       4963
ME16
       444
```

DIV16 Subroutine

The DIV16 subroutine divides an unsigned 16-bit number in the HL register pair by an unsigned 8-bit number in the D register. The quotient is placed in the IX register and the remainder is left in H. As the numbers are unsigned, the dividend in HL may be 0 through 65535 and the divisor in D may

be 0 through 255. Overflow will result on division by zero. The remainder is less than the divisor. On entry, HL contains the 16-bit dividend and D contains the 8-bit divisor. On exit, IX contains the 16-bit quotient and H contains the 8-bit remainder. The L and A registers are destroyed, E is zeroed, and the D register is unchanged.

		00100 .	; SUBROUT	INE TO D	IVIDE 16 BY 8		
		00110	ENTR	Y:(HL)=D	IVIDEND 16 BITS		
		00120 ; (D)=DIVISOR 8 BITS					
		99125 ; CALL DIV16					
		<u>00130</u>	; EXIT	`: (]X) = €	NOTIENT 16 BITS		
		99149	j	(H)=RE	MAINDER 8 BITS		
		00150 ; (L)=DESTROYED					
		001 60	į	(₽)=UN	CHANGED		
		90179	j	(E)=Ø			
		<i>0</i> 0180	;	(A)=Œ	STROYED		
		86 19 6	į				
4000		<i>8</i> 0200		ORG	4A00H	; CHANGE ON REASSEMBLY	
4000	7D	99219	DIV16	LD)	A, L	;LS BYTE DIVOND	
4921	60	98220		LD	LH	; MS BYTE DIVOND	
4802	2690	00 230		LD	H, 0	CLEAR FOR SUBT	
4904	1E00	99249		LD	E, @	SETUP FOR SUBTRACT	
486	0610	00250		LD	B, 16	;16 ITERATIONS	
4908	DD210000	<i>9</i> 9269		<u>L</u> [)	IX.0	; INITIALIZE QUOTIENT	
AMC	29	99279	LOOP	ADD	H_,H_	;SHIFT DIVD LEFT	
490)	17	00280		RLA		;SHIFT 8 LS BITS	
4WE	D2124A	00290		JP	NC, L00P1	; GO IF 0 BIT	
4811	20	99399		IMC	<u>.</u>	;SHIFT TO HL	
4A12	0029	<i>9</i> 0310	LOOP1	ADD	IX IX	;SHIFT QUOTIENT LEFT	
4114	DD23	00320		INC	IX	;Q BIT=1	
#H16	B7	<i>90</i> 330		OR	A	CLEAR CARRY FOR SUB	
4917	ED52	<i>9</i> 9349		SBC	HL.DE	; TRY SUBTRACT	
4A19	D21F4A	<i>9</i> 9359		JP	NC, CONT	; GO IF IT WENT	
4A1C	19	<i>9</i> 9369		ADD	HL, DE	; RESTORE	
4A1D	DD2B	66 370		DEC	IX +	;SET Q BIT=0	
#ILF	19EB	<i>00</i> 380	CONT	DNZ	LOOP	GO IF NOT 16	

4A21 C9	00390	RET	RETURN
9999	86400	END	
89000 T	OTAL ERRORS		
CONT	4R1F		
L00P1	4A12		
LOOP	410C		
DIV16	4900		

HEXCV Subroutine

HEXCV is a subroutine to convert an 8-bit value (two hexadecimal digits) into two ASCII characters representing the hexadecimal characters 0 through 9 and A through F. On entry, the A register contains the 8-bit value to be converted. On exit, the H register contains an ASCII character representing the hex character for the four high-order bits and the L register contains an ASCII character representing the hex character for the four low-order bits. The A and C registers are destroyed.

```
OMIGO ; SUBSCUTTINE TO CONVERT FROM HEX TO ASCIT
              99119 ;
              1447a:
                        ENTRY: (A)=8-BIT VALUE TO BE CONVERTED
              AAHTOA :
                               MLL
                                      HEXCY
              MH4A :
                               (RETURN)
              19159 :
                        EXIT: (HL)=TW) ASCII VALUES, HIGH AND LOW
              00160 ;
                               (A)=DESTROYED
              00170 ;
                               (C)=DESTROYED
              00180 ;
4900
              APH SA
                             ÜRG
                                     4HHH
                                                      ; CHANGE ON REPOSTABLY
480 4F
              662000 HEXCV
                            ĮD.
                                     f., A
                                                     ; SAVE TWO HEX DIGITS
4991 CB3F
              0021A
                             SRL
                                     Ĥ
                                                     ALIGN HIGH DIGIT
4993 CB3F
              HP274
                             SRL
                                     Ĥ
4905 CB3F
              M23A
                             SPI
                                     Ĥ
4997 CBSF
              00240
                             SRL
                                     A
4999 (D154A
              AA25A
                            CALL
                                     TEST
                                                     CONVERT TO ASCII
4HEC 67
              00260
                            LD
                                     H. A
                                                     ; SAVE FOR RTN
499D 79
              99279
                            LD
                                     A.C
                                                     FRESTORE ORIGINAL
499E F69F
                            AND
              aacea
                                     OFH.
                                                     GET LOW DIGIT
```

4910 CD154A	9929 9	CALL	TEST	CONVERT TO ASCII
#13 F	99399	LD	LA	; SAVE FOR RTN
4914 (9	60310	RET		
#15 C630	99320 TEST	ADD)	A, 3 0 H	CONVERSION FACTOR
4917 FE3A	99339	CP	3AH	;TEST FOR 0-9
4919 FA1E4A	99349	JP	M, TEST1	;60 IF 0-9
4ALC 0697	00350	ADD	£7	CORRECT FOR A-F
491E C9	00360 TEST1	RET		; RETURN
	90370	END		
00000 TOTAL E	RRORS			
TEST1 4A1E				
TEST 4A15				
HEXCY 4H00				

SEARCH Subroutine

The SEARCH subroutine searches a table for a given key value of 8 bits. The table may be any number of entries from 1 through 256, with each entry a fixed-length of one to n bytes. The table may be located anywhere in memory. The key value is assumed to be the first byte in each entry.

On entry, the A register holds the 8-bit key of 0 through 255. HL points to the start of the table in memory. DE contains the length of each entry in bytes. The C register holds the number of entries in the table, from 1 through 255. On exit, the Z flag is set if the key has been found in the table, and the HL register points to the entry containing the matching value in this case. If the key is not found, the Z flag is not set upon return. If the key is found, BC contains the current number of entries left in the table. In this case the subroutine may be called again to search for another occurrence of the key, without changing the contents of HL, DE, BC, or A.

SET, RESET, and TEST Subroutines

These subroutines are used to set, reset, and test a point on the screen in similar fashion to SET, RESET, and POINT in BASIC. The screen coordinate values given are converted into corresponding memory locations in video memory, which are

```
88188 ; SUBROUTINE FOR TABLE SEARCH
              ##110 :
                        ENTRY: (A)=KEY
              69129;
                              (HL)=TABLE START
              BM70 :
                              (DE)=LENGTH OF EACH ENTRY IN BYTES
              BH140;
                              (C)=# OF ENTRIES IN THELE
              89150 :
                              (All
                                     SEARCH
              99169 ;
                        EXIT: Z FLAG SET IF FOUND, NOT SET IF NOT FOUND
              AM170 :
                               (HL)=LOCATION OF MATCH IF FOUND
              #189;
                               (BC)=CURRENT # LEFT
              9019A:
                               (DE)=UNCHANGED
              £0200 ;
400
              99219
                            ORG
                                                     ; CHANGE ON REASSEMBLY
                                     4HABH
4900 0600
              88220 SEARCH LD
                                                     ; BC NOW HAS #
                                    B. 0
4990 FDA1
                                                     ; COMPARE A WITH (AL)
              99230 FUUD
                            rpi
4994 CR9E4A
              99/240
                            JP
                                                     : AN IF FAILED
                                     Z. FOUND
4997 F29F48
              00250
                            JP
                                    PO. NEND
                                                     ; AT END AND NOT FND
4<del>999</del> 19
              ФФ260
                                    HL, DE
                                                     ; CURRENT+LENGTH+1
                            HDD
499P 2R
              99279
                            DEC.
                                     Щ
                                                     CURRENT +LENGTH
499C 18F4
              99289
                            JR
                                     LOOP
                                                     ; TRY AGAIN
4AE 28
              00290 FOLIND
                            DEC
                                                     ; ADJUST TO FOUND LOC
                                     H
49F (3
              00300 NFND
                            RET
                                                     ; RETURN
MP71A
                            END
BANDO TOTAL ERRORS
宇期)
        4AAF
FOUND
        辎
LOOP
        4992
SEARCH 4AAA
```

then processed. The high-order bit of each memory location is set when any of the three subroutines is called, on the assumption that the coordinates addressed represent graphics points.

On entry, DE contains the y,x coordinates. The D register contains the Y value of 0 through 47, while the E register holds the X value of 0 through 127. A CALL is made to SET, RESET, or TEST to set, reset, or test the coordinate specified.

On exit, the A, B, C, D, E, H, and L registers are destroyed. If a test was involved, the Z flag is set if the point was a zero and reset if the point was a one.

Care must be taken in using this subroutine to make certain that the x and y values are in the range given, as the subroutine may wreak havoc if invalid values are input.

	99199 ; SUBROL	JTINE TO	CONVERT SCR	EEN COORDINATES
	00110; EN	TRY:(DE):	+Y,X COORDIN	ATES OF POINT
	8 01 20 ;		X=0 TO 127;	Y=0 TO 47
	20 130 ;	CALL	SET .	;SETS POINT
	<i>6</i> 6140 ;	CALL	RESET	; RESETS POINT
	90150 ;	OALL	TEST	; TESTS POINT RETURNS Z FLAG
	<i>88</i> 168; EX	IT: (A T)	HROUGH L)=DE	STROYED
	96170 ;	Z FLA	WG SET IF TE	ST
	189)			
4900	<i>0</i> 0198	ORG	4A00H	
499 9 3EC6	900 SET	LD	A. 006H	SET B. (HL) INSTRUCTION
4962 1886	8 9219	JR	TEST10	; GO TO STORE
4984 3E86	99220 RESET	LD	A. 86H	RES B.(HL) INSTRUCTION
496 1892	00030	JR	TEST10	; GO TO STORE
4998 3E46	99249 TEST	LD	A, 46H	BIT B, (HL) INSTRUCTION
499A 32204A	00250 TEST10	LD	(INST+1),A	:STORE 2ND BYTE
400 78	09260 ADDRES	LD	A.D	GET Y
HEE HEFF	99279	LD	B. OFFH	; - <u>i</u>
4M0 04	99289 LOOP	INC	B	SUCCESIVE SUBS FOR DIV
4A11 D603	99299	SUB	<u> </u>	; BY THREE
403 F2164A	96398	JP	P. LOOP	; GO IF NOT MINUS
4A16 C693	99319	HDD	A.3	; YQ IN B. YR IN A
4A18 0827	<i>9</i> 6320	SLA	Ĥ	/ YR* 2
### 4F	99 339	LD	C, A	; SAVE YR#2
4A1B 68	<i>0</i> 9340	LD	L8	;YQ TO L
4ALC 2699	66 356	LD	H, Ø	; YQ IN HL
4ME 0666	<i>99</i> 369	LD	B. 6	CNT FOR MULTIPLY BY 64
4920 29	00370 LOOP1	ADD	HL HL	;Y 0 +2

4921 10FD	<i>9</i> 9388	n int	LOOP1	;GO 1F NOT YQ*64
4923 1690	2000	LD		DE NOW HAS X
4925 CB3B	29400	SAL	E	. DA
4927 3001	00410	JR	- NO ONT	GO IF XR NE 1
4929 80	8 8 428	TMC		; C NOW HAS YR+2+XR
49 29 19	88430 CONT		- H. Æ	; HL NOW HAS Y@+2+XQ
#28 11 8 30	2944 0	LD	DE, 3099H	;START OF DISPLAY
402E 19	99450	ADD)	HL DE	; HL NOW HAS DISPLACE
#2F C821	66460	SLA	Ē	;ALIGN TO FIELD
4931 CR21	<i>004</i> 70	SLA	Ç	
4933 CR21	394 80	SLA	C	
4935 3HWAA	004 90	LD	A, (INST+1)	GET INSTRUCTION
4938 81	99599	ADD	A, C	;SET FIELD
49 <u>0</u> 9 32004A	<i>86</i> 51 <i>0</i>	<u>L</u> D	(INST+1),A	; STORE
493C CB	99520 INST	DEFB	OCBH	; PERFORM BIT, SET, RES
4930 00	99539	DEFB	ê	;WILL BE FILLED IN
ARCE COFFE	99540	SET	7, (HL)	;FOR GRAPHICS
4 940 C9	99559	RET		
	96569	END		
endo total e	RRORS			
CONT 4929				
LOOP1 4929				
LOOP 4A10				
ADDRES 4990				
I#5T 4ASC				
TEST 4FF68				
RESET 4AV4				
TESTAG 4AGA				
ET 4669				

SECTION III

Appendices

		•	
		•	
			,
			•

APPENDIX I

Z-80 Instruction Set

```
A Register Operations
  Complement CPL
 Decimal DAA
 Negate NEG
Adding/Subtracting Two 8-Bit Numbers
 A and Another Register
   ADC A,r SBC A,r
   ADD A,r SUB A,r
 A and Immediate Operand
   ADC A,n
             SBC A,n
   ADD A,n
             SUB A.n
 A and Memory Operand
   ADC A,(HL)
                   ADD A,(HL)
                                    SBC (HL)
                                                 SUB (HL)
   ADC A_{i}(IX+d)
                   ADD A_{i}(IX+d)
                                    SBC (IX+d)
                                                 SUB (IX+d)
   ADC A, (IY+d)
                   ADD A_{i}(IY+d)
                                    SBC (IY+d)
                                                 SUB (IY+d)
Adding/Subtracting Two 16-Bit Numbers
 HL and Another Register Pair
   ADC HL,ss ADD HL,ss SBC HL,ss
 IX and Another Register Pair
   ADD IX,pp ADD IY,rr
Bit Instructions
 Test Bit
   Register
            BIT b,r
   Memory
            BIT b,(HL) BIT b,(IX+d)
                                        BIT b_{1}(IY+)
 Reset Bit
   Register
            RES b,r
   Memory
            RES b,(HL)
                         RES b,(IX+d)
                                        RES b, (IY+d)
 Set Bit
```

SET b,(IX+d)

SET $b_{1}(IY+d)$

Register

Memory

SET b,r

SET b, (HL)

Carry Flag

Complement CCF Set SCF

Compare Two 8-Bit Operands

A and Another Register CP r
A and Immediate Operand CP n
A and Memory Operand
CP (HL) CP (IX+d) CP (IY+d)
Block Compare
CPD,CPDR,CPI,CPIR

Decrements and Increments

Single Register

DEC r INC r DEC IX DEC IY INC

Register Pair

DEC ss INC ss DEC IX DEC IY INC IX DEC IY

Memory

DEC HL DEC (IX+d) DEC (IY+d)

Exchanges

DE and HL EX DE,HL
Top of Stack
EX (SP),HL EX (SP),IX EX (SP),IY

Input/Output

I/O To/From A and Port
 IN A,(n) OUT (n),A
I/O To/From Register and Port
 IN r,(C) OUT (C),r
Block
 IND,INDR,INR,INIR,OTDR,OTIR,OUTD,OUTI

Interrupts

Disable DI
Enable EI
Interrupt Mode
IM 0 IM 1 IM 2
Return From Interrupt
RETI RETN

Jumps

Unconditional
JP (HL) JP (IX) JP (IY) JP (nn) JR e
Conditional
JP cc,nn JR C,e JR NZ,e JR Z,e
Special Conditional
DJNZ e

Loads

A Load Memory Operand LD A,(BC) LD A,(DE) LD A,(nn)

```
A and Other Registers
   LD A,I LD A,R LD I,A LD R,A
  Between Registers, 8-Bit
   LD r.r'
  Immediate 8-Bit
   LD r.n
  Immediate 16-Bit
   LD dd,nn LD IX,nn LD IY,nn
  Register Pairs From Other Register Pairs
   LD SP,HL LD SP,IX LD SP,IY
  From Memory, 8-Bits
LD r,(HL) LD r,(IX+d)
                            LD r,(IY+d)
  From Memory, 16-Bits
   LD HL,(nn) LD IX,(nn) LD IY,(nn) LD dd,(nn)
  Block
   LDD,LDDR,LDI,LDIR
Logical Operations 8 Bits With A
  A and Another Register
   AND r OR r XOR r
 A and Immediate Operand
   AND n OR n XOR n
 A and Memory Operand
   AND (HL)
                 OR (HL)
                             XOR (HL)
   AND (IX+d)
                 OR (IX+d)
                             XOR (IX+d)
   AND (IY+d)
                 OR (IY+d)
                             XOR (IY+d)
Miscellaneous
 Halt HALT
 No Operation NOP
Prime/Non-Prime
 Switch AF
   EX AF.AF'
 Switch Others
   EXX
Shifts
 Circular (Rotate)
   A Only
           RLA, RLCA, RRA, RRCA
   All Registers RL r RLC r RR r RRC r
   Memory
     RL (HL)
                 RLC (HL)
                              RR (HL)
                                           RRC (HL)
                 RLC (IX+d)
     RL (IX+d)
                              RR (IX+d)
                                           RRC(IX+d)
                 RLC (IY+d)
     RL (IY+d)
                              RR (IY+d)
                                           RRC(IY+d)
 Logical
   Registers SRL r
   Memory SRL (HL)
                       SRL(IX+d) SRL(IY+d)
 Arithmetic
   Registers SLA r SRA r
   Memory
     SLA (HL)
                  SRA (HL)
     SLA (IX+d)
                  SRA (IX+d)
     SLA (IY+d)
                  SRA (IY+d)
```

Stack Operations

PUSH IX PUSH IY PUSH qq POP IX POP IY POP qq

Stores

Of A Only
LD (BC),A LD (DE),A LD (HL),A LD (nn),A
All Registers
LD (HL),r LD (IX+d),r LD (IY+d),r
Immediate Data
LD (HL),n LD (IX+d),n LD (IY+d),n
16-Bit Registers
LD ((nn),dd LD (nn),IX LD (nn),IY

Subroutine Action

Conditional CALLs CALL cc,nn Unconditional CALLs CALL nn Conditional Return RET cc Unconditional Return RET cc Special CALL RST p

APPENDIX II

Z-80 Operation Code Listings

Mnemonic	Format	Description	S	Z	^/ d	v
ADC HL,ss	11101101 01881010	HL + ss + CY to HL	•	•	•	•
ADC A,r	10001	A+r+CY to A	•	•	•	•
ADC A,n	n 01110011	A+n+CY to A	•	•	•	•
ADC A,(HL)	10001110	A+(HL)+CY to A	•	•	•	•
ADC A,(IX+d)	b 0111001 101111011	A+(IX+d)+CY to A	•	•	•	•
ADC A,(IY+d)	b 0111000 10111111	A+(IY+d)+CY to A	•	•	•	•
ADD A,n	11000110 n	A +n to A	•	•	•	•
ADD A,r	10000 r	A+r to A	•	•	•	•
ADD A,(HL)	10000110	A + (HL) to A	•	•	•	•
ADD A,(IX+d)	b 01100001 10111011	A+(IX+d) to A	•	•	•	•
ADD A,(IY+d)	b 01100001 10111111	A+(IY+d) to A	•	•	•	•
ADD HL,ss	1001 5 500	HI+ss to HI				•
ADD IX,pp	11011101 00pp1001	IX+pp to IX				•
ADD IY,rr	11111101 00111001	IY+rr to IY				•
AND r	10100 r	A AND r to A	•	•	•	0
AND n	n 001100111	A AND n to A	•	•	•	0
AND (HL)	01100110	A AND (HL) to A	•	•	•	0
AND (IX+d)	11011101 10100110 d	A AND (1X+d) to A	•	•	•	0
AND (IY+d)	11111101 10100110 d	A AND (IY+d) to A	•	•	•	0

BIT b,r	11001011	11001011 01 b r			Test bit b of r	•	•	•
BIT b,(HL)	11001011	11001011 01 6 110			Test bit b of (HL)	•	•	•
BIT b,(IX+d)	11011101	11001011	р	01 b 110	Test bit b of (IX+d)	•	•	•
BIT b,(IY+d)	11111101	110010011	ъ	01 b 110	Test bit b of (IY+d)	•	•	•
CALL co, rin	11 c 100	u	c		CALL subroutine at nn if cc			
CAIL nn	11001101	u	L L		Unconditionally CALL nn			
CGF	11111100				Complement carry flag			
CP r	10111 r				Compare A:r	•	•	•
CP n	01111111	L			Compare A:n	•	•	•
CP (HL)	10111110				Compare A:(HL)	•	•	•
CP (IX+d)	11011101	01111101	Р		Compare A:(IX+d)	•	•	•
CP (IY+d)	11111101	01111101	Р		Compare A:(IY+d)	•	•	•
CPD	11101101	10010101			Block Compare, no repeat	•	•	•
CPDR	11101101	11101101 10111001			Block Compare, repeat	•	•	•
CPI	11101101	11101101 10100001			Block Compare, no repeat	•	•	•
CPIR	11101101	10001101			Block Compare, repeat	•	•	•
CPL	11110100				Complement A (1's comple)			
DAA	11100100				Decimal Adjust A	•	•	•
DEC r	00 r 101				Decrement r by one	•	•	•
DEC (HL)	10101100				Decrement (HL) by one	•	•	•

Mnemonic	Forms	₽ 5	Description	v	7	b/v
DEC (IX+d)	11011101 0011011	P	Decrement (IX+d) by one	•	•	•
DEC (IY+d)	10101100 10111111	P	Decrement (IY + d) by one	•	•	•
DEC IX	11010100 10111011		Decrement IX by one			
DEC 1Y	11111101 00101011		Decrement IY by one			
DEC ss	100ss1011		Decrement register pair			
DI	111100111		Disable interrupts			
DJNZ 0	00010000 e-2		Decrement B and JR if B≠0			
ü	1111110111		Enable interrupts			
EX (SP),HL	11000111		Exchange (SP) and Hl			
EX (SP),IX	11000111 101110011		Exchange (SP) and IX			
EX (SP),IY	1111101 11100011		Exchange (SP) and IY			
EX AF,AF'	00010000		Set prime AF active			
EX DE,HL	111010111		Exchange DE and HL			
EXX	110111001		Set prime B-L active			
HALT	01110110		Hait			
o wi	01100010 01000110		Set interrupt mode 0			
IM 1	01101010 10110111		Set interrupt mode 1			
IM 2	01111010 10111110		Set interrupt mode 2			
IN A,(n)	n 11011011		Load A with input from n			

• (C)	•	•	• • • • • • • • • • • • • • • • • • •	• • • •				•	•	• • • •	•	(HI)	(X)	(IY)		ип		ative	}
Load r with input from (C)	Increment r by one	Increment (HL) by one	Increment (IX+d) by one	Increment (IY + d) by one	Increment IX by one	Increment IY by one	Increment register pair	Black I/O input from (C)	Block I/O input, repeat	Black I/O input from (C)	Block I/0 input, repeat	Unconditional jump to (HL)	Unconditional jump to (IX)	Unconditional jump to (IY)	Jump to nn if cc	Unconditional jump to nn	Jump relative if carry	Unconditional jump relative	vares on the avite las amul
	,		P	Р											ď	c			
01 r 000			b 00101100	P 00101100	00100011	00100011		10101010	101111010	10100010	10110010		11101001	11101001	u	u	e-2	e-2	e-2
	00 r 100	00110100			1100100 10111011	11111101 00100011	00880011	01010101 1010110	01011101 10110110	11101101 10100010	11101101 10110010	11101001	11011101 11101001	11111101 11101001			00111000 e-2	00011000 e-2	00110000 e-2

Mnemonic		Format	•		Description	w	×	P/v	U
JR NZ,e	000000100	e-2			Jump relative if non-zero				
JR Z,e	000101000	e-2			Jump relative if zero				
LD A,(BC)	00001010				Load A with (BC)				
LD A,(DE)	00011010				Load A with (DE)				
LD A,I	11101101	01010111			Load A with I	•	•	•	
LD A,(nn)	0011100	c	C		Load A with location nn				
LD A,R	10110111	01011111			Load A with R	•	•	•	
LD (BC),A	00000010	1			Store A to (BC)				
LD (DE),A	0001000				Store A to (DE)				
LD (HL),n	001101100	ר			Store n to (HL)				
LD dd,nn	1000PP00	u	c		Load register pair with nn				
LD dd,(nn)	11101101	11011110	u	_	Load register pair with location nn				
LD HL,(nn)	01010100	u	u	!	Load HL with location nn				
LD (HL),r	01110 r		i I		Store r to (HL)				
LD 1,A	11010111	01000111			Load I with A				
LD IX,(nn)	11011101	0010100	u	٦	Load IX with nn				
LD IX,nn	11011101 00100001	10000100	ď	c	Load IX with location nn				
LD (IX+d),n	01101100 101110110	001101100	þ	c	Store n to (IX+d)				
LD (IX+d),r	11011101 01110 1	01110 r	ъ		Store r to (IX+d)				

LD IY,nn	11111101	100000100 10111111	د	ם	Load IY with nn
LD IY,(nn)	11111101	01010100 10111111	u	n	Load IY with location nn
LD (IY+d),n	11111101	01101100 10111110	ď	n	Store n to (IY+d)
LD (IY+d),r	11111101	01110 r	þ		Store r to (IY+d)
LD (nn),A	01001100	u	u		Store A to location nn
LD (nn),dd	11101101	01dd0011	u	u	Store register pair to loc'n nn
LD (nn),HL	001000100	c	u		Store HL to location nn
LD (nn),1X	11011101	001000100	u	n	Store IX to location nn
LD (nn),1Y	01000100 10111111	01000100	ם	n	Store IY to location nn
LD R,A	11110010 10110111	01001111			Load R with A
LD r,r'	01 r r'				Load r with r'
LD r,n	00 r 110	د			Load r with n
LD r,(HL)	01 1 110				Load r with (HL)
LD r,(IX+d)	11011101	01 1 110	р		Load r with $(iX+d)$
LD r,(IY+d)	10111111	01 1 110	q		Load rf with (IY+d)
LD SP,HL	111111001				Load SP with HL
LD SP,IX	11011101 11111001	111111001			Load SP with IX
LD SP,IY	10011111 10111111	111111001			Load SP with IY
CDD	00010101 10101010	10101000			Block load, f'ward, no repeat
LDDR	00011101 10111000	10111000			Block load, f'ward, repeat

¢

Mnemonic	Format	Description	•	Z	V/ d	U
igi	11101101 1010000	Block load, b'ward, no repeat			•	
LDIR	11101101 10110000	Block load b'ward, repeat			0	
NEG	00100010 10110111	Negate A (two's complement)	•	•	•	•
NOP	00000000	No operation				
OR r	10110 r	A OR r to A	•	•	•	0
OR n	n 01101111	A OR n to A	•	•	•	0
OR (HL)	10110110	A OR (HL) to A	•	•	•	0
OR (IX+d)	b 01101101 10111011	A OR (IX+d) to A	•	•	•	0
OR (IY+d)	b 01101101 10111111	A OR (IY+d) to A	•	•	•	0
OTDR	111011101 10110111	Block output, b'ward, repeat	•	•	•	
OTIR	111001101 101100111	Block output, f'ward, repeat	•	•	•	
OUT (C),r	11101101 01 r 001	Output r to (C)				
OUT (n),A	n 11001011	Output A to port n				
OUTD	111011101 10101011	Block output, b'ward, no rpt	•	•	•	
OUTI	11101101 10100011	Block output, f'ward, no rpt	•	•	•	
POP IX	11011101 11100001	Pop IX from stack				
POP IY	11111101 11100001	Pop IY from stack				
POP qq	11990001	Pop qq from stack				
PUSH IX	11011101 11100101	Push IX onto stack				

PUSH IY	10111111	11100101			Push IY onto stack	
PUSH qq	111990101				Push qq onto stack	
RES b,r	11001011	10 b r			Reset bit b of r	
RES b,(HL)	11001011	10 b 110			Reset bit b of (HL)	
RES $b_{\lambda}(1X+d)$	11011101	110010011	q	10 b 110	Reset bit b of (IX+d)	
RES b,(IY+d)	11111101	110010011	ъ	10 b 110	Reset bit b of (IY+d)	
RET	11001001				Return from subroutine	
RET cc	11 c 000				Return from subroutine if cc	
RETI	11101101	10110010			Return from interrupt	
RETN	10110111	10100010			Return from non-maskable int	
RL r	11001011	n 01000			Rotate left thru carry r	•
RL (HL)	11001011	00010110			Rotate left thru carry (HL)	•
RL (IX+d)	11011101	11001011	٦	00010110	Rotate left thru carry (IY+d)	•
RL (IY+d)	11010101	110010011	٥	000000110	Rotate left thru carry (IY+d)	•
RLA	00010111				Rotate A left thru carry	
RLC r	11001011	00000 r			Rotate left circular r	•
RLC (HL)	11001011	01 (00000			Rotate left circular (HL)	•
RLC (IX+d)	110111011	110010011	P	01100000	Rotate left circular (IX+d)	•
RLC (IY+d)	11111101	110010011	þ	000000110	Rotate left circular (IY+d)	•
RLCA	00000111				Rotate left circular A	

					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
Set carry flag	Set bit b of (HL)	Set bit b of $(1X+d)$	Set bit b of (IY+d)	Set bit b of r	Shift r left arithmetic	Shift (HL) left arithmetic	Shift (IX $+$ d) left arithmetic	Shift (IY $+$ d) left arithmetic	Shift r right arithmetic	Shift (HL) right arithmetic	Shift (IX+d) right arithmetic	Shift (IY+d) right arithmetic	Shift r right logical	Shift (HL) right arithmetic	Shift ($IX + d$) right arithmetic	Shift (IY+d) right arithmetic	A-r to A	A-n to A	A-(HL) to A
		d 11 b 110	011 d 11 b				d 00100110	d 00100110			d 00101110	d 00101110			d 001111100 b	01111110 b			
,	11 b 110	11001011	110010011	11 b r	00100 r	00100110	110010011	110010011	00101 r	00101110	110010011	11001011	00111 r	001111100	11001011	110010011		د	
00110111	11001011	11011101	וסוווווו	11001011	110010011	11001011	10111011	101111111	11001011	110010011	11011101	101111111	11001011	11001011	11011101	10111111	10010 r	11010110	10010110
SCF	SET b,(HL)	SET b,(IX+d)	SET b,(IY+d)	SET b,r	SLA r	SLA (HL)	SLA (IX+d)	SLA (IY+d)	SRA r	SRA (HL)	SRA IX+d)	SRA (IY+d)	SRLr	SRL (HL)	SRL (IX+d)	SRL (IY+d)	SUB r	SUB n	SUB (HL)

Index

A	Assembler formats, 65-67
A bcd add with erroneous result,	-generated strings, 151-152
126	Assembling, 64-65
Access, memory, 27	Assembly-language
Accumulator, 34	coding, 58
register, 19	listing, typical, 26
Action, subroutine, 208	Assembly operations, 64
Adding and subtracting	rissembly operations, 04
8-bit numbers, 113-115, 205	В
16-bit numbers, 116-119, 205	Bcd corrections, 127
Address	Binary
effective, 22	data, 13
symbolic, 63	notation, 14
Addressing	number, 13
bit, 57	Bit, 14
direct, 42, 49-51	addressing, 57
immediate, 43-45	instructions, 134, 205
implied, 42	least significant, 57
indexed, 42, 54-57	most significant, 57
index register, 47	operations, 39-40
register pair, 47	Block
relative, 52-53	compare, 34, 155-158
screen, 59	input/output, 40
ALU, 19	move, unsophisticated, 94-96
AND, ORs, and Exclusive ORs,	Breakpoint, 78
131-134	Buffers, I/O, 40
An elegant block move, 96-100	Bubble sort, 164-166
An unsophisticated block move,	sample data, 166
94-96	Byte, 15
Architecture, Z-80, 18	and word moves, 87-91
A register operations, 205	
Arithmetic	${f c}$
logical, and compare, 31-34	CALL
shift operation, 140	instructions, 36
shifts, 139-140	stack action, 37
ASCII representation of decimal	Carry flag, 206
and hexadecimal, 132	Cassette data waveform, 180

CCF, 42	Display—cont
Chip, microprocessor, 15	programming, 174-177
CMPARE subroutine, 194-195	Divide register setup, 146
Coding	DIV16 subroutine, 196-198
assembly language, 58	ŕ
machine language, 58, 59-61	E
Command(s)	Editing now programs 62 64
G, 82	Editing new programs, 63-64
L, 82	Effective address, 52
P, 82	EI, 42 EOU, 70
T-BUG, 76-81	•
Comments, 67	Examples of add and subtract flag
Compare	bit, 116
operations, 128-130	Exchanges, 206
two 8-bit operands, 206	F
Computers, shiftless, 134	
Computer system, functional blocks,	Family tree, Z-80, 24-26
11	Fields, 39, 46
Conversions	File of object code, 64
decimal/binary, 110	Filling or padding, 92-94
decimal/hexadecimal, 111	FILL subroutine, 100, 189-190
input and output, 147-150	Flag register bit positions, 116
Cpu, 11	Flags, 22
Cpu, 11	Formats, assembler, 65-67
D	Form, symbolic, 61
Data	Functional blocks of computer
binary, 13	system, 11
hexadecimal, 13	G
movement, 28-31	
transfer for an LDDR, 98	G command, 79
	Generalized string output, 152-153
transfer paths, 31 Decimal	General table structure, 161
_	Group, instruction, 28
arithmetic, 125-127	
/binary conversions, 110	H
/hexadecimal conversions, 111	HALT, 42
notation, 13	Hexadecimal
versus binary numbers, 109	data, 13
Decrements and increments, 206	number, 13
Dedicated	HEXCV subroutines, 198-199
locations, 16	,
memory addresses, 168	I
Decision making and jumps, 34-36	Immediate addressing, 43-45
DEFB, 68	
DEFL, 71	Implied addressing, 42
DEFM, 69	Increments and decrements, 34
DEFS, 69	Index register addressing, 47
DEFW, 68	Indexed addressing, 42, 54-57
Desk checking, 62	Indexing into tables, 160
Devices, I/O, 18	Indirect, register, 48-49
DI, 42	Input
Direct addressing, 42, 49-51	buffer, 154
involving HL, 51	and output conversions, 147-150
Discrete inputs, 184-188	/output, 206
Display	Inputting external data, 185
memory format, 175	Instructional set, 15

Instruction(s), bit, 134	Message buffer, 153
CALL, 36	Microprocessor
group, 28	chip, 15
length of, 26-27	Z-80, 16
restart, 54-57	Mnemonic, 29
Z-80, 24-40	Modifying instructions, 176
Interrupts, 206	More pseudo-ops, 68-71
I/O, 11	Most significant
buffers, 40	bit, 57
devices, 18	registers, 30
instruction format, 170	Movement, data, 28-31
operations, 40	MOVE subroutine, 101, 190-191
ports and port addressing, 171	Moves, byte and word, 87-91
por vo and por vadar cooming, 111	MULADD subroutine, 191-193
J	MUL 16 subroutine, 195-196
Jump	MULSUB subroutine, 193-194
action, relative, 53	MULTEN, 138
and CALL format, 51	Multiplication methods, 142
Jumps, 206	
	Multiple-precision adds by manual
K	methods, 120
Keyboard	Mysteries of the cassette, 179-183
addressing, 169	N
decoding, 172-174	
L	New programs, editing, 63-64
-	NOP, 42
L command, 82	Notation
Least significant	binary, 14
bit, 57	decimal, 13
registers, 30	two's complement, 112
Length of an instruction, 26-27	Number
LIFO stack, 21	binary, 13
Load, 28, 206	formats, 108-110
Loading, 65	hexadecimal, 13
and using T-BUG, 75-76	0
Locations, dedicated, 16	0
Logical	Operations
operations, 33, 207	assembly, 64
shifting, 137-139	bit, 39-40
shift operation, 138	I/O, 40
	logical, 33
M	shifting and bit, 38-40
Machine-language coding, 58, 59-61	stack, 36-38
Mark II version of store "1"	Ordered tables, 163-165
program, 72-74	ORG, 62
Matrix decoding, 172	Outputting data to the external
Memory, 11	world, 187
access, 27	Overflow conditions, 114
arrangement for 16-bit data, 30	Overmow conditions, 111
mapping	P
TRS-80, 17	Patching technique, 81-82
with I/O addresses, 168	PC, 19-20
RAM, 16	
ROM, 16	Propinion instrument 120 123
	Precision instrument, 120-123
stack, 21	Prime/non-prime, 207
versus I/O, 167-172	Pseudo-operation, 62

PUSH stack action, 38	SRA, 139
R	Stack
	action
RAM memory, 16	CALL, 37
Real-world interfacing, 184	PUSH, 38
Register	operations, 36-38, 103-107, 208
accumulator, 19	Store, 28, 208
addressing, 45-47	String input, 154-155
indirect, 48-49	Subroutine
least significant, 30	action, 208
locations, T-BUG, 80	CMPARE, 194-195
most significant, 30	DIV16, 196-198
pair	FILL, 189-190
addressing, 47	format, 102
data arrangements, 29	HEXCV, 198-199
SP, 37	MOVE, 101, 190-191
Relative	MULADD, 191-193
addressing, 52-53	MUL16, 195-196
jump action, 53	MULSUB, 193-194
Reserved words, 65	SEARCH, 199-200
Restart instruction, 54	SET, RESET, and TEST,
ROM memory, 16	200-202
Rotate operation, 136	Symbolic
Rotates, 134	address, 63
RST, 53	form, 61
S	T
Sample	Table searches, 158-161
add operation, 32	T-BUG
table of	commands, 76-81
disc files, 162	register locations, 80
T-BUG commands, 159	tape formats, 81-83
SCF, 42	The bcd representation, 126
Screen	TRS-80
addressing, 59	Editor/Assembler, 61-63
coordinate algorithm, 177	memory mapping, 17
SEARCH subroutine, 199-200	Two's complement notation, 112
Set, instructional, 15	Typical assembly-language listing
SET, RESET, and TEST	26
subroutines, 200-202	**
Shifting and bit operations, 38-40	${f U}$
Shiftless computers, 134	Unordered tables, 161-162
Shifts, 207	·
in the Z-80, 39	\mathbf{w}
Signed numbers, 110-113	Words, reserved, 65
SLA, 139	•
Software multiply and divide,	${f z}$
140-146	Z-80
Source code, 64	architecture, 18
SP, 20	family tree, 24-26
register, 37	instructions, 24-40
Square wave tones, 181	microprocessor, 16
NYMMIC WHILE VOIDS, ICI	microprocessor, to